## General Description

The MAX14917 has eight high-side switches specified to deliver up to 700 mA ( min ) continuous current per channel. The high-side switches have on-resistance of $120 \mathrm{~m} \Omega$ (typ) at $25^{\circ} \mathrm{C}$ ambient temperature.
The device has an SPI interface that can be daisy chained, allowing communication with multiple MAX14917 devices utilizing a common SPI chip select ( $\overline{\mathrm{CS}}$ ). There are also per-channel overload diagnostics provided through the SPI interface. Two watchdog timers provide an additional safety check of the master-to-device connectivity.
The MAX14917 features a $4 \times 4$ LED cross-bar matrix, which provides a visual indication of channel status and overload conditions for each channel, and an integrated line-to-ground and line-to-line surge protection provides robustness to the electrical stress as per IEC 61000-4-5 and requires only one TVS on VDD. The MAX14917 is available in a compact 48 -pin $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ FC2QFN package.

## Applications

- Industrial Digital Outputs
- PLC Systems
- Factory Automation
- Building Automation
- Industrial IoT


## Benefits and Features

- Robust Solutions
- 65V Absolute Maximum Supply Range
- CRC Error Checking on the SPI Interface
- Watchdog Timers for Monitoring SPI and SYNCH
- Per Channel Overload Diagnostic and Protection
- Loss of VDD or GND Protection
- Thermal Shutdown Protection
- Integrated $\pm 1 \mathrm{kV} / 42 \Omega$ IEC 61000-4-5 Surge Protection
- $\pm 7 \mathrm{kV}$ / IEC 61000-4-2 Contact Discharge Method
- $\pm 30 \mathrm{kV} /$ IEC 61000-4-2 Air Discharge Method
- $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Operating Ambient Temperature
- Reduces Power and Heat Dissipation
- $120 \mathrm{~m} \Omega$ (typ) On-Resistance at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- 2.5 mA (typ) Supply Current
- Accurate Output Current Limiting
- Flexible
- SYNCH Input for Simultaneous Update of Switches
- LED Driver Matrix for 16 LEDs, Powered from 3.0V to 36V
- Internal Clamps for Fast Inductive Load Demagnetization
- Daisy Chainable SPI
- Flexible Logic Voltage Interface from 2.5 V to 5.5 V
- Pin Compatible with the MAX14915 and MAX14916 in Daisy-Chain Configuration
- Compact $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ FC2QFN Package

Ordering Information appears at end of datasheet.

Simplified Block Diagram


## Absolute Maximum Ratings

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |



LH_, LL_, $\overline{\text { VDDOK }}$
-0.3 V to $\left(\mathrm{V}_{\mathrm{LED}}+0.3 \mathrm{~V}\right)$
OUT_Load Current ..............................................Internally Limited Continuous Power Dissipation (Multilayer Board) ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ Operating Temperature Rang
Junction Temperature ...................................................... $+150^{\circ} \mathrm{C}$
Storage Temperature Range .............................. $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Soldering Temperature (reflow) ......................................... $260^{\circ} \mathrm{C}$

Note 1: All voltages relative to GND.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Information

## 48 F2CQFN

| Package Code | F486A6F+1 |
| :--- | :--- |
| Outline Number | $\underline{21-100232}$ |
| Land Pattern Number | $\underline{90-100077}$ |
| Thermal Resistance, Four-Layer Board: |  |
| Junction to Ambient $\left(\theta_{\mathrm{JA}}\right)$ | $20.5^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction to Case $\left(\theta_{\mathrm{JC}}\right)$ | $0.39^{\circ} \mathrm{C} / \mathrm{W}$ (bottom) |

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a " + ", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.
Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

## Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{DD}}=+10 \mathrm{~V}\right.$ to $+36 \mathrm{~V}, \mathrm{~V}_{\mathrm{LED}}=+3.0 \mathrm{~V}$ to $36 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=+3.0 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+2.5 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{LED}}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC Characteristics / SUPPLY |  |  |  |  |  |  |
| $\mathrm{V}_{\text {DD }}$ Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ |  | 10 |  | 36 | V |
| $V_{\text {DD }}$ Supply Current | IDD | EN = high, OUT_ switches on, no load, $V_{A}$ and $V_{L}$ supplied externally |  | 2 | 3 | mA |
|  |  | $\mathrm{EN}=$ low |  |  | 3 |  |
| $V_{\text {DD }}$ UVLO Rise Threshold | VDD_UVLO_R | $V_{D D}$ rising |  |  | 9.6 | V |
| $V_{D D}$ UVLO Fall Threshold | VDD_UVLO_F | $\mathrm{V}_{\text {DD }}$ falling, OUT_ disabled | 7.9 |  |  | V |
| $V_{\text {DD }}$ UVLO Hysteresis | VDD_UVLO_H |  |  | 0.35 |  | V |
| $V_{D D}$ Warn Fall Threshold | VDD_WARN_F | VDD falling, $\overline{\text { VDDOK }}$ pin set Hi-Z | 12 | 13 |  | V |
| $V_{D D}$ Good Rise Threshold | VDD_GOOD_R | $V_{\text {DD }}$ rising, $\overline{\text { VDDOK }}$ pin set low |  |  | 17 | V |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=+10 \mathrm{~V}\right.$ to $+36 \mathrm{~V}, \mathrm{~V}_{\mathrm{LED}}=+3.0 \mathrm{~V}$ to $36 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=+3.0 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+2.5 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{LED}}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDD Good Fall Threshold | VDD_GOOD_F | $V_{\text {DD }}$ falling | 15 |  |  | V |
| V ${ }_{\text {DD }}$ Good Hysteresis | VDD_GOOD_H |  |  | 0.4 |  | V |
| $V_{D D}$ POR Rise Threshold | VDD_POR_R | $V_{D D}$ rising |  |  | 6.8 | V |
| $V_{D D}$ POR Falling Threshold | VDD_POR_F | $V_{\text {DD }}$ falling | 5.6 |  |  | V |
| $\mathrm{V}_{\mathrm{A}}$ Supply Voltage | $\mathrm{V}_{\text {A }}$ | When $\mathrm{V}_{\mathrm{A}}$ is supplied externally; REGEN = GND. | 3.0 |  | 5.5 | V |
| $\mathrm{V}_{\mathrm{A}}$ Supply Current | IVA | EN = high, OUT_ are turned on, no load, no LEDs connected |  | 0.5 | 0.85 | mA |
| $\mathrm{V}_{\mathrm{A}}$ Undervoltage Lockout Threshold | $\mathrm{V}_{\text {A_UV }}$ | $\mathrm{V}_{\mathrm{DD}}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}$ rising | 2.45 |  | 2.9 | V |
| $\mathrm{V}_{\mathrm{A}}$ Undervoltage Lockout Hysteresis | VA_UVHYST | $V_{D D}=24 \mathrm{~V}$ |  | 0.1 |  | V |
| $\mathrm{V}_{\mathrm{L}}$ Supply Voltage | $\mathrm{V}_{\mathrm{L}}$ |  | 2.5 |  | 5.5 | V |
| $\mathrm{V}_{\mathrm{L}}$ Supply Current | IVL | All logic inputs high or low |  | 13 | 34 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{L}}$ POR Threshold | $\mathrm{V}_{\mathrm{VL}}$ POR | $\mathrm{V}_{\mathrm{L}}$ falling | 0.87 | 1.32 | 1.5 | V |
| DC Characteristics / SWITCH OUTPUTs (OUT_) |  |  |  |  |  |  |
| On-Resistance | ROUT_HS | IOUT_= $=600 \mathrm{~mA}$ |  | 120 | 250 | $\mathrm{m} \Omega$ |
| Current Limit | ILIM |  | 0.7 | 1 | 1.3 | A |
| Off Leakage Current | ILKG | Switch off, OUT_= 0V | -10 |  | +10 | $\mu \mathrm{A}$ |
| DC Characteristics / LINEAR REGULATOR |  |  |  |  |  |  |
| Output Voltage | $\mathrm{V}_{\text {A }}$ | $\begin{aligned} & \text { REGEN open, C LOAD }=1 \mu \mathrm{~F}, 0 \mathrm{~mA}<\operatorname{IVA} \\ & <20 \mathrm{~mA} \end{aligned}$ | 3.0 | 3.3 | 3.6 | V |
| Current Limit | ICL_VA | REGEN open | 25 |  |  | mA |
| Short Current | ISHRT_VA | REGEN open, $\mathrm{V}_{\mathrm{A}}=0 \mathrm{~V}$ |  |  | 60 | mA |
| REGEN Threshold | $\mathrm{V} \mathrm{T}_{\text {REGEN }}$ |  | 0.2 |  |  | V |
| REGEN Leakage Current | ILK_REGEN | REGEN $=0 \mathrm{~V}$ | -50 |  |  | $\mu \mathrm{A}$ |
| DC Characteristics / LOGIC I/O |  |  |  |  |  |  |
| Input Voltage High | $\mathrm{V}_{\mathrm{IH}}$ |  | $0.7 \times \mathrm{V}_{\mathrm{L}}$ |  |  | V |
| Input Voltage Low | $\mathrm{V}_{\mathrm{IL}}$ |  |  |  | $0.3 \times \mathrm{V}_{\mathrm{L}}$ | V |
| Input Threshold Hysteresis | $\mathrm{V}_{\text {IHYS }}$ |  |  | $\begin{gathered} 0.11 \mathrm{x} \\ \mathrm{~V}_{\mathrm{L}} \\ \hline \end{gathered}$ |  | V |
| Input Pulldown Resistor | $\mathrm{R}_{\text {In_PD }}$ | All logic input pins except SYNCH and $\overline{\mathrm{CS}}$ |  | 200 |  | k $\Omega$ |
| Input Pullup Resistor | $\mathrm{R}_{\text {IN_PU }}$ | SYNCH and $\overline{\mathrm{CS}}$ |  | 200 |  | k $\Omega$ |
| Output Logic-High (SDO) | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\text {LOAD }}=-5 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{L}}-0.6$ |  |  | V |
| Output Logic-Low | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\text {LOAD }}=+5 \mathrm{~mA}$ |  |  | 0.33 | V |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=+10 \mathrm{~V}\right.$ to $+36 \mathrm{~V}, \mathrm{~V}_{\mathrm{LED}}=+3.0 \mathrm{~V}$ to $36 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=+3.0 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+2.5 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{LED}}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SDO Output Tristate Leakage | IL_SDO | $\overline{\mathrm{CS}}=$ high | -1 |  | +1 | $\mu \mathrm{A}$ |
| DC Characteristics / OPEN-DRAIN OUTPUT ( $\overline{\text { FAULT }}$, $\overline{\text { COMERR}}$, $\overline{\text { READY }}$, $\overline{\text { VDDOK }}$ ) |  |  |  |  |  |  |
| READY Output LogicHigh | $V_{\text {ODH }}$ | $\mathrm{L}_{\text {LOAD }}=-5 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{L}}-0.6$ |  |  | V |
| Output Logic-Low | $\mathrm{V}_{\text {ODL }}$ | $\mathrm{L}_{\text {LOAD }}=+5 \mathrm{~mA}$ |  |  | 0.33 | V |
| Leakage | IODL | Open-drain output off, $\mathrm{V}_{\mathrm{OD}}=5.5 \mathrm{~V}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| DC Characteristics / LED Drivers (LH_, LL_) |  |  |  |  |  |  |
| LED Supply Voltage | $\mathrm{V}_{\text {VLED }}$ |  | 3.0 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| LH Voltage High | VOH_LH | $\mathrm{LH}=\mathrm{on}, \mathrm{V}_{\text {LED }}=\mathrm{V}_{\text {DD }}, \mathrm{I}_{\text {VLED }}=-5 \mathrm{~mA}$ | $\begin{gathered} \mathrm{V}_{\text {LED }}- \\ 0.3 \end{gathered}$ |  |  | V |
| LH Off Leakage Current | IL_LH | LH_ $=$ off, $\mathrm{V}_{\text {LED }}=0 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| LL Output Voltage Low | $\mathrm{V}_{\mathrm{OH}} \mathrm{LL}$ | $\mathrm{LL}=$ on, $\mathrm{I}_{\mathrm{VLED}}=5 \mathrm{~mA}$ |  |  | 0.3 | V |
| LL Off Leakage Current | IL_LL | $\mathrm{LL}=$ off, $\mathrm{V}_{\mathrm{LED}}=\mathrm{V}_{\mathrm{DD}}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| DC Characteristics / PROTECTION |  |  |  |  |  |  |
| OUT_Clamp Voltage | $\mathrm{V}_{\mathrm{CL}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CL}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{OUT}}, \mathrm{I}_{\mathrm{OUT}}=-500 \mathrm{~mA}, \\ & \text { OUT_ is off } \end{aligned}$ | 49 | 56 |  | V |
| Channel Thermal Shutdown Temperature | $\mathrm{T}_{\text {JSHDN }}$ | Junction temperature rising. Per channel. |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| Channel Thermal Shutdown Hysteresis | TJSHDN_HYST |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |
| Chip Thermal Shutdown | TCSHDN | Temperature rising. |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| Chip Thermal Shutdown Hysteresis | $\begin{gathered} \hline \text { TCSHDN_HYS } \\ \mathrm{T} \end{gathered}$ |  |  | 10 |  | ${ }^{\circ} \mathrm{C}$ |
| Timing Characteristics / OUT_ |  |  |  |  |  |  |
| Prop Delay LH | tPD_LH | Delay from rising SYNCH edge to $\mathrm{V}_{\text {OUT_ }}$ rising to $90 \%$. $R_{L}=48 \Omega . V_{D D}=24 \mathrm{~V}$. Figure 2 |  | 11 | 30 | $\mu \mathrm{s}$ |
| Prop Delay HL | tPD_HL | Delay from rising SYNCH edge to $\mathrm{V}_{\text {OUT }}$ falling to $10 \%$ of $V_{D D}, V_{D D}=24 \mathrm{~V}, R_{L}=$ $48 \Omega$, Figure 2 |  | 11 | 30 | $\mu \mathrm{s}$ |
| Rise Time | $t_{R}$ | $20 \% \text { to } 80 \% V_{D D}, V_{D D}=24 \mathrm{~V}, R_{L}=48 \Omega,$ <br> Figure 2 |  | 8 |  | $\mu \mathrm{s}$ |
| Fall Time | $t_{F}$ | $80 \%$ to $20 \% V_{D D}, V_{D D}=24 \mathrm{~V}, R_{L}=48 \Omega$, Figure 2 |  | 8 |  | $\mu \mathrm{s}$ |
| Timing Characteristics / GLITCH FILTERS |  |  |  |  |  |  |
| Pulse Length of Rejected Glitch | $t_{\text {FPL_GF }}$ | EN, SYNCH, SPIWD, SYNCHWD, CRCEN | 0 |  | 80 | ns |
| Passed Pulse Length | $t_{\text {FD_GF }}$ | EN, SYNCH, SPIWD, SYNCHWD, CRCEN | 300 |  |  | ns |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=+10 \mathrm{~V}\right.$ to $+36 \mathrm{~V}, \mathrm{~V}_{\mathrm{LED}}=+3.0 \mathrm{~V}$ to $36 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=+3.0 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+2.5 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{LED}}=24 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Glitch Filter Delay Time | tD_GF | EN, SYNCH |  | 140 | 300 | ns |
|  | tD_GFL | SPIWD, SYNCHWD, CRCEN |  | 290 | 600 |  |
| Timing Characteristics / WATCHDOG |  |  |  |  |  |  |
| Watchdogs Timeout Accuracy | ${ }^{\text {W }}$ D ${ }_{-}$ACC | SPIWD/SYNCHWD = 1 | -30 |  | +30 | \% |
| Timing Characteristics / LED Matrix |  |  |  |  |  |  |
| LED Driver Scan rate | FLED | Update rate for each LED |  | 1 |  | kHz |
| Timing Characteristics / SPI |  |  |  |  |  |  |
| CLK Clock Period | ${ }^{\text {c }}$ CH+CL |  | 100 |  |  | ns |
| CLK Pulse Width High | $\mathrm{t}_{\mathrm{CH}}$ |  | 40 |  |  | ns |
| CLK Pulse Width Low | ${ }^{\text {t CL }}$ |  | 40 |  |  | ns |
| $\overline{\mathrm{CS}}$ Fall to CLK Rise Time | tcss |  | 40 |  |  | ns |
| SDI Hold Time | $t_{\text {DH }}$ |  | 10 |  |  | ns |
| SDI Setup Time | $\mathrm{t}_{\mathrm{DS}}$ |  | 10 |  |  | ns |
| SDO Propagation Delay | too | $C_{\text {LOAD }}=10 \mathrm{pF}$, CLK falling edge to SDO stable |  |  | 30 | ns |
| SDO Rise and Fall Times | $\mathrm{t}_{\text {FT }}$ |  |  | 1 |  | ns |
| $\overline{\mathrm{CS}}$ Hold Time | $\mathrm{t}_{\text {cSH }}$ |  | 40 |  |  | ns |
| $\overline{\overline{C S}}$ Pulse Width High | tCSPW | (Note 3) | 40 |  |  | ns |
| EMC |  |  |  |  |  |  |
| ESD | VESD_C | OUT_ to GND, IEC 61000-4-2 Contact Discharge |  | $\pm 7$ |  | kV |
|  | VESD_A | OUT_ to GND, IEC 61000-4-2 Air Discharge |  | $\pm 30$ |  |  |
|  | $\mathrm{V}_{\text {ESD }}$ | All other pins. Human Body Model (Note 4) |  | $\pm 2$ |  |  |
| Surge Tolerance | V SURGE | OUT_ to GND, IEC 61000-4-5 with 42 $\Omega$, TVS on VDD. (Note 5) |  | $\pm 1$ |  | kV |

Note 2: All units are production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Specifications over temperature are guaranteed by characterization.
Note 3: Specification is guaranteed by design; not production tested.
Note 4: Bypass $V_{D D}$ pin to GND with $1 \mu F$ capacitor as close as possible to the device for high ESD protection.
Note 5: At typical application value of $V_{D D}=24 \mathrm{~V}$ with a TVS protection on $V_{D D}$ to $G N D$.


Figure 1. SPI TIming Diagram


Figure 2. SYNCH to OUT_ Propagation Delay

## Typical Operating Characteristics

$\left(\mathrm{V}_{\mathrm{DD}}=+24 \mathrm{~V}\right.$, REGEN $=$ open, $\mathrm{V}_{\mathrm{L}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. $)$


## Pin Configuration

MAX14917


## Pin Description

| PIN | NAME | FUNCTION | $\begin{gathered} \text { REF } \\ \text { SUPPLY } \end{gathered}$ | TYPE |
| :---: | :---: | :---: | :---: | :---: |
| Power Supply |  |  |  |  |
| EP, 8 | $V_{D D}$ | Supply Voltage, Nominally 24V. Connect all VDD together. Bypass $V_{D D}$ to GND through a $1 \mu \mathrm{~F}$ capacitor. | GND | Supply |
| 29 | $\mathrm{V}_{\text {A }}$ | Analog Supply Input. Connect an external 3.0 V to 5.5 V supply to $\mathrm{V}_{\mathrm{A}}$ or use the internal linear regulator by leaving REGEN open. Bypass $V_{A}$ to GND through a $1 \mu \mathrm{~F}$ ceramic capacitor. | GND | Supply |
| 5 | REGEN | $\mathrm{V}_{\mathrm{A}}$ Regulator Enable Input. Connect REGEN to GND to disable $V_{A}$ regulator. Leave REGEN open to enable the $V_{A}$ regulator, which internally supplies $\mathrm{V}_{\mathrm{A}}$ with 3.3 V . | GND | Supply |
| 14, 23, 38, 47 | GND | Ground. Connect all GND pins together. | GND | GND |

## Pin Description (continued)

| PIN | NAME | FUNCTION | $\begin{gathered} \hline \text { REF } \\ \text { SUPPLY } \end{gathered}$ | TYPE |
| :---: | :---: | :---: | :---: | :---: |
| 6,37 | $\mathrm{V}_{\mathrm{L}}$ | Logic Supply Input. $V_{L}$ defines the logic levels on all logic interface pins. Bypass $\mathrm{V}_{\mathrm{L}}$ to GND through a 100 nF ceramic capacitor. | GND | Supply |
| 4 | $\overline{\text { VDDOK }}$ | Active-Low, Open-Drain Logic Output for the $V_{D D}$ Supply. VDDOK turns on low when $V_{D D}$ rises above 16 V (typ) and turns off when $\mathrm{V}_{\mathrm{DD}}$ falls below 13 V (typ). Connect a LED with a pullup resistor to a voltage between 3.3 V and $\mathrm{V}_{\mathrm{DD}}$. | GND | Logic |
| Switch Outputs |  |  |  |  |
| 15, 16 | OUT1 | High-Side Switch Output 1 | $V_{D D}$ | Power |
| 17, 18 | OUT2 | High-Side Switch Output 2 | $V_{\text {DD }}$ | Power |
| 19, 20 | OUT3 | High-Side Switch Output 3 | $V_{\text {DD }}$ | Power |
| 21, 22 | OUT4 | High-Side Switch Output 4 | $V_{D D}$ | Power |
| 45, 46 | OUT5 | High-Side Switch Output 5 | $V_{\text {DD }}$ | Power |
| 43, 44 | OUT6 | High-Side Switch Output 6 | $V_{\text {DD }}$ | Power |
| 41, 42 | OUT7 | High-Side Switch Output 7 | $V_{\text {DD }}$ | Power |
| 39, 40 | OUT8 | High-Side Switch Output 8 | $V_{\text {DD }}$ | Power |
| Control Interface |  |  |  |  |
| 28 | EN | Enable Logic Input. Drive EN high for normal operation. Drive EN low to disable/three-state all OUT_ drivers. Internal weak pulldown. | $\mathrm{V}_{\mathrm{L}}$ | Logic |
| 35 | $\overline{\text { FAULT }}$ | $\overline{\text { FAULT Global Diagnostics Open-Drain Output. The FAULT goes }}$ low in case of overload or undervoltage conditions. Connect a pullup resistor to $\mathrm{V}_{\mathrm{L}}$. | $\mathrm{V}_{\mathrm{L}}$ | Logic |
| 33 | SYNCH | SYNCH Input. All eight output switches are updated simultaneously on the rising edge of SYNCH, as determined by the content of the SPI command. The OUT_ states do not change when SYNCH is held low. When SYNCH is high, the output states change immediately after a new SPI command. SYNCH has a weak pullup. | $\mathrm{V}_{\mathrm{L}}$ | Logic |
| 25 | CRCEN | CRC Enable Select Input. Drive CRCEN high to enable CRC generation and error detection on the serial data. CRC has a weak pulldown. | $\mathrm{V}_{\mathrm{L}}$ | Logic |
| 36 | $\overline{\text { READY }}$ | Open-Drain Output. $\overline{\text { READY }}$ is passive low when the internal logic chip supply and $V_{L}$ I/O supply are both higher than their respective UVLO thresholds, indicating that the part is ready for SPI communication. When the internal register supply falls below the UVLO threshold the OUTs are off and READY transitions active-high. Connect a pulldown resistor to READY. | $V_{L}$ | Logic |
| 26 | $\overline{\text { COMERR }}$ | SPI Error Open-Drain Output. The $\overline{\text { COMERR }}$ transistor turns on low when an error occurs during a SPI transaction. Connect a pullup resistor to $\mathrm{V}_{\mathrm{L}}$. | $\mathrm{V}_{\mathrm{L}}$ | Logic |
| 7 | SYNCHWD | SYNCH Watchdog Enable Logic Input. Set SYNCHWD high to enable the SYNCH watchdog. | $\mathrm{V}_{\mathrm{L}}$ | Logic |
| 27 | SPIWD | SPI Watchdog Enable Logic Input. Set SPIWD high to enable the SPI watchdog. | $\mathrm{V}_{\mathrm{L}}$ | Logic |

## Pin Description (continued)

| PIN | NAME | FUNCTION | REF SUPPLY | TYPE |
| :---: | :---: | :---: | :---: | :---: |
| Serial Interface |  |  |  |  |
| 32 | SDI | Serial Data Input. SPI MOSI data from controller. SDI has a weak pulldown. | $\mathrm{V}_{\mathrm{L}}$ | Logic |
| 34 | SDO | Serial Data Output. SPI MISO data output to controller. | $\mathrm{V}_{\mathrm{L}}$ | Logic |
| 31 | CLK | Serial Clock Input. CLK has a weak pulldown. | $\mathrm{V}_{\mathrm{L}}$ | Logic |
| 30 | $\overline{\mathrm{CS}}$ | Chip Select Input. $\overline{\mathrm{CS}}$ has a weak pullup. | $\mathrm{V}_{\mathrm{L}}$ | Logic |
| LED DRIVER MATRIX |  |  |  |  |
| 9 | $\mathrm{V}_{\text {LED }}$ | Supply for LED Drivers. Apply supply voltage of 3.0V to $\mathrm{V}_{\mathrm{DD}}$. |  |  |
| 3 | LL15 | OUTs 1, 5 Status/Fault LED Cathode Output (Open-drain LowSide). Connect a resistor in series to set the LED current. |  |  |
| 2 | LL26 | OUTs 2, 6 Status/Fault LED Cathode Output (Open-Drain LowSide). Connect a resistor in series to set the LED current. |  |  |
| 1 | LL37 | OUTs 3, 7 Status/Fault LED Cathode Output (Open-Drain LowSide). Connect a resistor in series to set the LED current. |  |  |
| 48 | LL48 | OUTs 4, 8 Status/Fault LED Cathode Output (Open-Drain LowSide). Connect a resistor in series to set the LED current. |  |  |
| 13 | LHS1-4 | OUTs 1-4 Status LED Anode Outputs (Open-Drain High-Side). Connect a resistor in series to set the LED current. |  |  |
| 12 | LHS5-8 | OUTs 5-8 Status LED Anode Outputs (Open-Drain High-Side). Connect a resistor in series to set the LED current. |  |  |
| 11 | LHF1-4 | OUTs 1-4 Fault LED Anode Connections (Open-Drain High-Side). Connect a resistor in series to set the LED current |  |  |
| 10 | LHF5-8 | OUTs 5-8 Fault LED Anode Connections (Open-Drain High-Side). Connect a resistor in series to set the LED current. |  |  |
| NO CONNECT |  |  |  |  |
| 24 | I.C. | Internally Connected. Do not connect. |  |  |

## Detailed Description

The MAX14917 is an octal high-side switch. The state of the high-side switches (OUT[1:8]) are set through the SPI interface. The OUT_ high-side switches have an on-resistance of $120 \mathrm{~m} \Omega$ (typ) at 700 mA and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, and $250 \mathrm{~m} \Omega$ (max) on-resistance at 700 mA and $\mathrm{T}_{\mathrm{A}}=125^{\circ} \mathrm{C}$. Watchdog timers (SPIWD and/or SYNCHWD) monitor SPI and/or SYNCH activity, and automatically turn the OUT_ pins off in case of missing SPI/SYNCH activity when enabled.

## Global OUT Disable

When the EN pin input is low, all OUT_switches are off independent of the level of the SYNCH input or the ON_bits in the SPI command (Figure 6). Logic low on the EN pin also allows quick disable of all OUT_ switches in case of emergency. Note: logic high on the EN pin is required for normal operation.

## Power-Up and Undervoltage Lockout

When the $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{L}}$, or $\mathrm{V}_{\text {INT }}$ supply voltages are under their respective UVLO thresholds, all OUT_ switches are off. $\mathrm{V}_{\text {INT }}$ is an internal supply for the registers and logic that is derived from the $\mathrm{V}_{\mathrm{A}}$ or $\mathrm{V}_{\mathrm{DD}}$ supply.
When the $\mathrm{V}_{\mathrm{DD}}$ supply or $\mathrm{V}_{\mathrm{A}}$ supply rises, the internal logic supply ( $\mathrm{V}_{I N T}$ ) rises. If $\mathrm{V}_{\mathrm{L}}$ and $\mathrm{V}_{\text {INT }}$ are both above their UVLO thresholds, the chip is ready for communication and the READY pin becomes passive low to indicate that the part is ready to communicate through the SPI interface.
When $V_{D D}$ rises above $V_{D D}$ GOOD_R the $\overline{V D D O K}$ pin is turned active-low, indicating that the $V_{D D}$ supply is high enough so the OUT_ switches can be operated normally.
When $V_{D D}$ falls below 13 V (typ) the $\overline{\text { VDDOK }}$ is turned high, but all the OUT_ switches continue operate normally until $V_{D D}$ falls below the $V_{D D}$ UVLO_F threshold. All OUT_ switches are off until $V_{D D}$ reaches the $V_{D D_{-}} G O O D_{-} R$ threshold again as shown in Figure 3 .
The $\overline{\text { READY }}$ and $\overline{\text { VDDOK }}$ pins are always active, but the $\overline{\text { FAULT }}$ pin does not signal supply conditions.


Figure 3. $V_{D D}$ Supply Monitoring

## Watchdog

The MAX14917 provides two watchdog timers to monitor activity: one on the SPI interface and the other on the SYNCH pin. SPIWD logic high input enables SPI watchdog functions and the SYNCHWD logic high input enables the SYNCH watchdog function.

- The SPI watchdog timer monitors clock activity on the CLK and inputs. At least one valid SPI cycle must be detected in the watchdog-timeout period. This means that the CLK input must have a multiple of 8 clock-cycles during a low period.
- The SYNCH pin watchdog checks if SYNCH is stuck low. At least a $1 \mu \mathrm{~s}$ SYNCH pin high level must be present in the watchdog-timeout period. Driving the SYNCH pin high if SYNCH is not used ensures that the SYNCH watchdog is disabled.
If either watchdog criteria is not met, all OUT_switches are automatically turned off. The watchdog timeout is 1.2 s (typ). Note: the FAULT pin does not indicate the watchdog-timeout error. The CMERR bit is visible only on the second byte if CRC is enabled (CRCEN pin is high). If CRC is not enabled, the second byte is not reported and CMERR is not signaled through SPI, as shown in Figure 7 and Figure 9.


## Chip Thermal Protection

When the chip temperature rises to above the thermal shutdown threshold of $150^{\circ} \mathrm{C}$, the chip enters shutdown protection and all overloaded OUT switches are kept off until chip temperature drops below $140^{\circ} \mathrm{C}$.
If an overload occurs on the $V_{A}$ regulator or on the LED matrix, i.e., if the chip temperature rises above $165^{\circ} \mathrm{C}$ due to a short, then the $\mathrm{V}_{\mathrm{A}}$ regulator and all OUT switches, as well as the LED matrix are shut down to prevent chip damage. In this condition, the FAULT pin output is driven low. All F_ bits in the SPI SDO data stream are set to 1. When the chip temperature then falls by the hysteresis amount, the $\mathrm{V}_{\mathrm{A}}$ regulator turns on, and the LED matrix and OUT switches are restored to normal operation.

## Channel Thermal Management

Every OUT switch temperature is constantly monitored. If the temperature of a switch rises above the thermal shutdown threshold of $150^{\circ} \mathrm{C}$ (typ), that OUT_ is automatically turned off for protection. After the temperature drops by $15^{\circ} \mathrm{C}$, the OUT_ is turned on again. When an OUT_ turns off due to thermal shutdown, its associated $\mathrm{F}_{-}$bit in the SDO stream and the $\overline{\text { FAULT }}$ pin is driven low.

## Current Limiting

Each high-side switch features active current limiting. When the load current exceeds 1A (typ), the load current is limited by the high-side switch. If the load current exceeds the current limit, the voltage across the high-side FET switch increases and the temperature of the FET increases in accordance with the FET power dissipation. Increase of the switch temperature generally leads to thermal shutdown of that OUT switch.

## Lamp Load Turn On

Incandescent lamps initially draw high currents while their filament is cold, then this turn-on current reduces as the filament heats up. The MAX14917 automatically detects the presence of a lamps loads. When a lamp load is detected, the overload signaling is masked for a duration of 200ms (typ).

## LED Drivers

The $4 \times 4$ LED driver crossbar matrix offers an efficient configuration for driving up to 16 LEDs as shown in Figure 4. The LEDs are controlled by the MAX14917 autonomously to indicate per-channel status and fault conditions. A channel status LED (SLED) is automatically turned on when the corresponding OUT_ switch is on and there is no fault condition. If a fault is detected, its associated fault LED (FLED) is turned on and its associated status LED (SLED) is automatically turned off. For any OUT_ channel, its SLED and its FLED are never on simultaneously. The fault LEDs signal thermal overload shutdown of the switches and they are stretched by 2 s (typ). The LED matrix is powered through the $\mathrm{V}_{\text {LED }}$ supply input, which can be in the range of the $3.0 \mathrm{~V}(\mathrm{~min})$ up to the $\mathrm{V}_{\mathrm{DD}}$ field supply voltage.
For every current limiting resistor ( $R$ ) each of the four LEDs in a column string is pulsed for a quarter of the time, so that current only flows through one LED and resistor at any one time. Thus, the resistors (R) determine the LED current through one LED during the pulse. Each LED is pulsed on at a rate of 1 kHz (typ) and is on for $25 \%$ of the 1 ms period. Thus, the average current flowing through a LED that is turned on is about $0.25 \times\left(V_{L E D}-V_{F}\right) / R . V_{F}$ is the forward voltage of the LED. The resistor value should be chosen according to the LED current/light intensity requirements.


Figure 4. LED Matrix Scheme

## Serial Interface

The MAX14917 communicates with the host controller through a high-speed SPI serial interface. The interface has three logic inputs: clock (CLK), chip select ( $\overline{\mathrm{CS}}$ ), serial data in (SDI), and one data out (SDO). The SDO is three-stated when $\overline{\mathrm{CS}}$ is high. The maximum SPI clock rate is 10 MHz . The SPI interface logic complies with SPI clock polarity $\mathrm{CPOL}=0$ and clock phase CPHA $=0$.
The basic SPI command is 8 clock cycles and is extended to 16 clocks when CRC is enabled (CRCEN $=$ high).
Note: while Figure 1, Figure 6, and Figure 7 show CLK to be low at the beginning of the SPI cycle, on the falling $\overline{\mathrm{CS}}$ edge, the CLK can also be logic high. The MAX14917 ignores the initial CLK logic state and only acts on the first rising CLK edge and samples the first SDI bit.

## Daisy-Chained SPI

Daisy-chained SPI mode allows communication with multiple MAX14917 devices using a common $\overline{\mathrm{CS}}$ signal in one SPI cycle (refer to Figure 5). Figure 6 shows a single SPI cycle without CRC enabled (CRCEN = low) for one device.
If the $\mathrm{ON}_{-}$bit is a 1 the high-side switch is turned on, and if it is 0 , the high-side switch is turned off. The $\mathrm{F}_{-}$bits are per-channel faults. The F_ bits are latched and are, therefore, only cleared on the following SPI cycle if the fault has disappeared before the following SPI cycle. The F_ bits do not go active when a lamp load is detected. In thermal chip shutdown, all $F_{-}$bits are set to 1 .
CRC error detection is supported if the CRCEN pin is high, which lengthens the minimum SPI cycle to 16 CLK clocks per MAX14917. A single SPI command with CRC enabled is shown in Figure 7.


Figure 5. Diagram of Three MAX14917 Devices Daisy-Chained


Figure 6. Single SPI Command


Figure 7. Single SPI Command with CRC

## Checking of Clocks on the Serial Interface

The MAX14917 checks that the number of clock cycles in one SPI cycle (from falling edge of $\overline{\mathrm{CS}}$ to rising edge of $\overline{\mathrm{CS}}$ ) is a multiple of 8 . The expected number of clocks is scaled according to CRCEN setting. If the number of clock cycles differs from the expected, then the SPI command is not executed and an SPI error is signaled through the COMERR pin.

## CRC Error Detection on the Serial Interface

CRC error detection of the serial data can be enabled to minimize incorrect operation/misinformation due to data corruption of the SDI/SDO signals. If error detection is enabled, then the MAX14917:

1. Performs error detection on the SDI data that it receives from the controller, and
2. Calculates a CRC on the SDO data and appends a check byte to the SDO diagnostics/status data that it sends to the controller.

This ensures that both the data that it receives from the controller (OUT_ setting) and the data that it sends to the controller ( $F_{-}$diagnostic) have a low likelihood of undetected errors.

Setting the CRCEN input high enables CRC error detection. A CRC frame check sequence (FCS) is then sent along with each serial transaction. The 5-bit FCS is based on the generator polynomial $X 5+X 4+X 2+1$ with $C R C$ starting value $=$ 11111. When CRC is enabled, the MAX14917 expects a check byte appended to the SDI program/configure data that it receives. The check byte has the format shown in Figure 8. The five FCS bits (CR_) are calculated on all the data sent in one SPI command including the three " 0 " in the MSBs of the check byte. Therefore, the CRC is calculated from 8 bits +3 bits. CRO is the LSB of the FCS.
The MAX14917 verifies the received FCS. If no error is detected, the MAX14917 sets the OUT_ output switches per the SDI data. If a CRC error is detected, then the MAX14917 does not change the OUT_ outputs, but sets the COMERR logic output low (i.e., the open-drain COMERR NMOS output transistor is turned on).
In Figure 9, the format of the check byte that the device appends to the SDO data is shown: the CMERR bit is set when either an SPI or SYNCH watchdog event has occurred; the VERR bit is set if either of the $V_{D D}, V_{A}$, or internal voltages is below its nominal operational thresholds; and, the THERR bit is set when a chip thermal shutdown event has occurred. The CR_ are the CRC bits that the MAX14917 calculate on the SDO data, including the CMERR, VERR, and THERR bits. This allows the controller to check for errors on the SDO data received from the MAX14917.


Figure 8. FCS Byte Expected from the SPI Master


Figure 9. FCS Byte Sent by the MAX14917 to the SPI Master

## Applications Information

## Inductive Load Turn-Off Energy Clamping

During turn-off of inductive loads, the free-wheel energy is clamped by the internal $\mathrm{V}_{\mathrm{CL}}$ clamps. This energy must be limited to $150 \mathrm{~mJ}(\max )$ at $\mathrm{T}_{J}=+125^{\circ} \mathrm{C}$ and $\mathrm{IOUT}_{-}=-600 \mathrm{~mA}$ per channel, all channels switching simultaneously. Refer to Figure 10.


Figure 10. Inductive Load Clamping Scheme

## Surge Protection

The MAX14917 has internal protection against $\pm 1 \mathrm{kV} 42 \Omega / 0.5 \mu \mathrm{~F} 1.2 \mu \mathrm{~s} / 50 \mu \mathrm{~s}$ surges on the OUT_pins to GND, if the $V_{\text {DD }}$ pins are protected with one TVS. Ensure that the peak voltage of the $\mathrm{V}_{\mathrm{DD}}$ TVS is below 65 V .

## RF Conducted Immunity

To ensure that the OUT_ pins do not produce wrong logic conditions while being off, during IEC61000-4-6 RF immunity testing, connect 10nF capacitors at each OUT_ to GND.

## Reverse Currents into OUT

If currents flow into the OUT_ pins, the device heats up due to internal currents that flow through the device from $V_{\text {DD }}$ to GND. The internal currents are proportional to the reverse current into OUT_. The allowed reverse OUT_current depends on $V_{D D}$, the ambient temperature and the thermal resistance. At $25^{\circ} \mathrm{C}$ ambient temperature, the reverse current into one OUT should be limited to 1 A at $\mathrm{V}_{\mathrm{DD}}=36 \mathrm{~V}$ and 1.5 A at $\mathrm{V}_{\mathrm{DD}}=24 \mathrm{~V}$. Driving higher currents into OUT_can destroy the device thermally.

## Typical Application Circuits

## 16-Channel Isolated High-Side Switch



## MAX14917

## Ordering Information

| PART | TEMP RANGE | PACKAGE | TOP MARKING | LEAD PITCH |
| :--- | :---: | :---: | :---: | :---: |
| MAX14917AFM + | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $48-$ Pin F2CQFN $(6 \mathrm{~mm} \times 6 \mathrm{~mm})$ | MAX14917AFM | 0.4 mm |
| MAX14917AFM +T | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $48-$ Pin F2CQFN $(6 \mathrm{~mm} \times 6 \mathrm{~mm})$ | MAX14917AFM | 0.4 mm |

+ Denotes a lead(Pb)-free/RoHS-compliant package.
$T$ = Tape and reel.


## Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :---: | :---: |
| 0 | $2 / 20$ | Initial release | - |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Power Switch ICs - Power Distribution category:

## Click to view products by Maxim manufacturer:

Other Similar products are found below :
TCK111G,LF(S FPF1018 DS1222 TCK2065G,LF SZNCP3712ASNT3G MIC2033-05BYMT-T5 MIC2033-12AYMT-T5 MIC2033-05BYM6-T5 SLG5NT1437VTR SZNCP3712ASNT1G DML1008LDS-7 KTS1670EDA-TR KTS1640QGDV-TR KTS1641QGDV-TR U6513A MIC2012YM-TR MP5095GJ-P TPS2021IDRQ1 TPS2104DBVR TPS22958NDGKR MIC2098-1YMT-TR MIC94062YMT TR MP6231DN-LF MIC2015-1.2YM6 TR MIC2075-2YM MIC94068YML-TR SIP32461DB-T2-GE1 NCP335FCT2G TCK105G,LF(S AP2411S-13 AP2151DSG-13 AP2172MPG-13 MIC94094YC6-TR MIC94093YC6-TR MIC94064YC6-TR MIC94061YMT-TR MIC25051YM MIC94085YFT-TR MIC94042YFL-TR MIC2005-1.2YM6-TR NCP333FCT2G NCP331SNT1G TPS2092DR TPS2063DR MIC2008YML-TR MIC94084YFT-TR MIC2040-1YMM DIO1280WL12 AP22814ASN-7 MIC2043-2YTS

