## MAX14919/MAX14919A

## General Description

The MAX14919/MAX14919A industrial-protected quadchannel low-side switch features $140 \mathrm{~m} \Omega$ (typ) on-resistance ( $\mathrm{RON}_{\mathrm{ON}}$ ) per channel with integrated $\pm 1 \mathrm{kV} / 42 \Omega$ surge protection for robust operation.
Resistor-settable accurate current limiting provides guaranteed operating currents in the range of 100 mA to 800 mA . Loads that draw large activation or inrush currents are supported using the $2 x$ inrush load-current option. The outputs can be connected in parallel to achieve higher load currents. The four switches are pin-controlled to allow for simple and fast switching of up to 200 kHz .
The MAX14919/MAX14919A feature reverse current detection. The MAX14919 implements reverse-current protection by driving an external FET for non-capacitive loads. The MAX14919A has reverse current indication.
Inductive loads are turned off rapidly using the internal high-voltage clamps. The switches are short-circuit and overload protected.
The MAX14919/MAX14919A quad low-side switch is available in a $6.5 \mathrm{~mm} \times 6.4 \mathrm{~mm}$ footprint $20-\mathrm{TSSOP}$ package and a $4 \mathrm{~mm} \times 5 \mathrm{~mm}$ footprint $20-$ TQFN package specified over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating temperature range.

## Applications

- Industrial Digital Outputs
- Relay and Solenoid Drivers
- PLC and DCS Systems
- Motor Control


## Industrial-Protected, Quad-Channel, Low-Side Switch

## Benefits and Features

- 5 V or 7 V to 60 V Supply Voltage
- 800 mA Load Current per OUT
- Integrated 5V/30mA Linear Regulator
- Logic Supply Input from 1.62 V (min) to 5.5 V (max)
- 5 V to 48 V Load Voltage Range
- Up to $200 \mathrm{kHz}(\mathrm{min})$ Switching Rates
- $2 x$ Inrush Load Current Option for 10 ms
- Reduces Power and Heat Dissipation
- $140 \mathrm{~m} \Omega$ (typ) On-Resistance per channel
- 1.7 mA (typ) Supply Current
- Settable Load Current Limit
- Robust Design Features
- Internal inductive Energy Clamp at 55 V (typ)
- Short-Circuit Protection
- Reverse Current Detection against Load-Supply Miswiring
- $\pm 1 \mathrm{kV} / 42 \Omega, 8 \mu \mathrm{~s} / 20 \mu \mathrm{~s}$ Surge Protection
- $\pm 8 \mathrm{kV}$ Contact and $\pm 25 \mathrm{kV}$ Airgap ESD Protection
- $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Operating Ambient Temperature
- FAULT Indication for:
- Thermal Overload
- Reverse Load Current Detection
- Undervoltage Lockout on $\mathrm{V}_{5}$ Supply
- Compact 20-pin, $6.5 \mathrm{~mm} \times 6.4 \mathrm{~mm}$ TSSOP Package
- Compact 20 -pin, $4 \mathrm{~mm} \times 5 \mathrm{~mm}$ TQFN Package

Ordering Information appears at end of data sheet.

Simplified Low-Side Switch Application


# Industrial-Protected, Quad-Channel, Low-Side Switch 

## Absolute Maximum Ratings



Continuous Power Dissipation (Single-Layer Board) (20-TSSOP)
( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$, derate $65 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ................ 1739 mW Continuous Power Dissipation (Multilayer Board) (20-TSSOP) $\left(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right.$, derate $55 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ................ 2122 mW Continuous Power Dissipation (Multilayer Board) (20-TQFN) ( $\mathrm{T}_{\mathrm{A}}$ $=+70^{\circ} \mathrm{C}$, derate $32.96 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )............. 2636.78 mW Operating Temperature Range ............................. $40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ Junction Temperature ........................................Internally Limited Storage Temperature Range .............................. $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Soldering Temperature (reflow) .......................................... $260^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Information

## 20 TSSOP

| Package Code | U20E +3 C |
| :--- | :--- |
| Outline Number | $\underline{21-100132}$ |
| Land Pattern Number | $\underline{90-100049}$ |
| THERMAL RESISTANCE, SINGLE-LAYER BOARD | $46^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Ambient $\left(\theta_{\mathrm{JA}}\right)$ | $2^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Case Thermal Resistance $\left(\theta_{\mathrm{JC}}\right)$ | $37^{\circ} \mathrm{C} / \mathrm{W}$ |
| THERMAL RESISTANCE, FOUR-LAYER BOARD | $2^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Ambient $\left(\theta_{\mathrm{JA}}\right)$ |  |
| Junction-to-Case Thermal Resistance $\left(\theta_{\mathrm{JC}}\right)$ |  |

## 20 TQFN

| Package Code | T2045+1C |
| :--- | :--- |
| Outline Number | $\underline{21-0726}$ |
| Land Pattern Number | $\underline{90-100091}$ |
| THERMAL RESISTANCE, FOUR-LAYER BOARD | $30.34^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Ambient $\left(\theta_{\mathrm{JA}}\right)$ | $1.98^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Case Thermal Resistance $\left(\theta_{\mathrm{JC}}\right)$ |  |

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a " + ", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.
Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/ thermal-tutorial.

## Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{DD}}=7 \mathrm{~V}\right.$ to $60 \mathrm{~V}, \mathrm{~V}_{5}=4.5$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=1.62 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$ and $\left.\mathrm{V}_{\mathrm{DD}}=+24.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=\mathrm{V}_{5}\right)($ (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY ( $\mathrm{V}_{5}, \mathrm{~V}_{\mathrm{L}}$ ) |  |  |  |  |  |  |  |
| $\mathrm{V}_{5}$ Supply Voltage | $\mathrm{V}_{5}$ | $V_{\text {DD }}=$ GND or unconnected |  | 4.5 | 5.0 | 5.5 | V |
| $\mathrm{V}_{5}$ Supply Current | IV5_ON | $V_{D D}=G N D \text { or }$ unconnected | All OUT_ turned on or off |  | 1.6 | 3 | mA |
| $\mathrm{V}_{5}$ UndervoltageLockout Threshold | V5_UVLO | $V_{D D}=G N D$ or unconnected | OUT_ are threestate in UVLO, $\mathrm{V}_{5}$ falling | 3.6 |  | 4.2 | V |
| $\mathrm{V}_{5}$ UndervoltageLockout Hysteresis | V5_UVLO_HYS | $V_{\text {DD }}=$ GND or unconnected |  | 0.2 |  |  | V |
| $\mathrm{V}_{\mathrm{L}}$ Supply Voltage | $\mathrm{V}_{\mathrm{L}}$ |  |  | 1.62 |  | 5.5 | V |
| $\mathrm{V}_{\mathrm{L}}$ Supply Current | IVL | Logic inputs at GND or $\mathrm{V}_{\mathrm{L}}$ |  |  |  | 20 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{L}}$ Undervoltage- <br> Lockout Threshold | VL_UVLO | $V_{L}$ falling |  | 0.7 |  | 1.4 | V |
| $\mathrm{V}_{\mathrm{L}}$ UndervoltageLockout Hysteresis | VL_UVLO_HYS |  |  |  | 50 |  | mV |
| LINEAR REGULATOR ( $\mathbf{V}_{\text {DD }}, \mathbf{V}_{5}$ ) |  |  |  |  |  |  |  |
| VDD Supply-Voltage Range | $V_{D D}$ |  |  | 7 |  | 60 | V |
| $\mathrm{V}_{\text {DD }}$ Supply Current | IDD | $\mathrm{V}_{5}=$ No Load |  |  | 1.7 | 3 | mA |
| $\mathrm{V}_{5}$ Regulator Output Voltage | $V_{5}$ | 0 mA to 30 mA external load current |  | 4.75 | 5.00 | 5.25 | V |
| $V_{5}$ Regulator Current Limit | ICL_V5 |  |  | 35 |  |  | mA |
| $\mathrm{V}_{5}$ Line Regulation |  | $7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 60 \mathrm{~V}, \mathrm{l}_{\mathrm{V} 5}=5 \mathrm{~mA}$ |  |  | 0.002 |  | $\mathrm{mV} / \mathrm{V}$ |
| $\mathrm{V}_{5}$ Load Regulation |  | $0 \leq \mathrm{I}_{\mathrm{V} 5} \leq 20 \mathrm{~mA}$ |  |  | 0.175 |  | \% |
| SWITCH OUTPUTS (OUT_) |  |  |  |  |  |  |  |
| On-Resistance | RON | IOUT_= 600 mA |  |  | 140 | 300 | $\mathrm{m} \Omega$ |
| Current Limit | ILIM | INRUSH $=0$, or INRUSH = 1 and $\mathrm{t}_{\mathrm{LIM}}>15 \mathrm{~ms}$ | $\mathrm{R}_{\text {LIM }}=100 \mathrm{k} \Omega$ | 140 |  | 270 | mA |
|  |  |  | $\mathrm{R}_{\text {LIM }}=27 \mathrm{k} \Omega$ | 700 | 800 | 900 |  |
|  |  |  | $\mathrm{R}_{\text {LIM }}=$ open | 650 |  | 950 |  |
| Inrush Current Limit | ILIM | INRUSH = 1 or high, for 10 ms after switch turn-on |  | $2 \times \mathrm{LIM}$ |  |  | mA |
| Inductive Clamp Voltage | $\mathrm{V}_{\text {CLAMP }}$ | OUT_ is OFF, $\mathrm{IOUT}_{-}=500 \mathrm{~mA}$ |  | 49 | 55 |  | V |
| Off-State Leakage Current at OUT_ | l LEAK | IN_= low, $\mathrm{V}_{\text {OUT }}{ }_{-}=0 \mathrm{~V}$ to 45 V . ( ( ote 2) |  | -15 |  | +15 | $\mu \mathrm{A}$ |
| CLIM Voltage | $\mathrm{V}_{\text {CLIM }}$ |  |  |  | 1.2 |  | V |
| CLIM Short ResistanceThreshold Value | RLIM_SHORT |  |  | 4.5 | 6.5 | 9 | k $\Omega$ |
| CLIM Open ResistanceThreshold Value | RLIM_OPEN |  |  | 400 | 650 | 1000 | k $\Omega$ |
| Switch Turn-Off Propagation Delay (Low-to-High) | toff | Delay from IN_s s rising by $0.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}$ $\mathrm{V}_{\mathrm{LOAD}}=24 \mathrm{~V}$ (se | hing low to OUT$48 \Omega, C_{L}=0.1 \mathrm{nF}$, igure 1) |  | 105 | 300 | ns |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=7 \mathrm{~V}\right.$ to $60 \mathrm{~V}, \mathrm{~V}_{5}=4.5$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=1.62 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$ and $\left.\mathrm{V}_{\mathrm{DD}}=+24.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=\mathrm{V}_{5}\right)($ Note 1 $)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Switch Turn-On Propagation Delay (High-to-Low) | ton | Delay between IN_switching high to OUT_falling by $0.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=48 \Omega, \mathrm{~V}_{\mathrm{LOAD}}=$ 24 V (see Figure 1) |  | 70 | 300 | ns |
| Output Fall-Time | $\mathrm{t}_{\mathrm{F}}$ | Output falling $80 \%$ to $20 \%$ of final value, $V_{\text {LOAD }}=24 \mathrm{~V}, R_{\mathrm{L}}=48 \Omega \mathrm{C}_{\mathrm{L}}=0.1 \mathrm{nF}$ (see Figure 2) |  | 160 | 250 | ns |
| LOAD SUPPLY REVERSE POLARITY DETECT (REV) |  |  |  |  |  |  |
| Reverse Current-Detect Threshold | $\mathrm{I}_{\mathrm{IH} \text { _OUT_REV }}$ | $\mathrm{V}_{5}>\mathrm{V}_{5}$ UVLO, $\mathrm{IN}_{-}=$high, current flow out of any OUT_ | -190 | -150 | -115 | mA |
|  |  | $\mathrm{V}_{5}>\mathrm{V}_{5}$ UVLO, $\mathrm{IN}_{-}=$low, current flow out of any OUT_ | -185 | -150 | -95 |  |
| REV Output-Pullup Current | IREV_ON | $\begin{aligned} & \text { (MAX14919 only) } \mathrm{V}_{5}>\mathrm{V}_{5} \text { UVLO, IOUT_> } \\ & {\text { ITH_OUT_REV }, V_{R E V}=V_{5}^{-}-1 V}^{\text {IV }} \end{aligned}$ | 25 | 45 |  | $\mu \mathrm{A}$ |
| REV Output-Pulldown Resistance | RREV_OFF | $\mathrm{V}_{5}>\mathrm{V}_{5}$ UVLO, $\mathrm{IOUT}_{-}$< ITH_OUT_REV |  | 10 |  | $\Omega$ |
| Auto-Retry Delay | $t_{\text {REV_AR }}$ | Delay until REV output is turned back on after reverse-detection turn-off. MAX14919 only |  | 2 |  | s |
| Three-State Leakage | $\mathrm{I}_{\text {REV_LKG }}$ | MAX14919A only |  | 10 |  | nA |


| Input-Voltage High | $\mathrm{V}_{\mathrm{IH}}$ |  | $0.8 \times \mathrm{V}_{\mathrm{L}}$ | V |
| :---: | :---: | :---: | :---: | :---: |
| Input-Voltage Low | $\mathrm{V}_{\text {IL }}$ |  | $0.2 \times \mathrm{V}_{\mathrm{L}}$ | V |
| Input-Threshold Hysteresis | VI_TH |  | 0.1 | V |
| Input-Pulldown Resistor | Rpulldown | All logic input pins | 200 | k $\Omega$ |

LOGIC OUTPUT (다AULT)

| Output Logic Low | V OL | ILOAD $=5 \mathrm{~mA}$ |  | 0.33 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Three-State Leakage | ILKG | Open-drain output off, $\mathrm{V}_{\text {PULLUP }}=5 \mathrm{~V}$ (Note 2) | -1 | +1 | $\mu \mathrm{A}$ |
| THERMAL PROTECTION |  |  |  |  |  |
| Channel ThermalShutdown Temperature | TJSHDN | Junction temperature rising, per channel | 160 |  | ${ }^{\circ} \mathrm{C}$ |
| Channel ThermalShutdown Hysteresis | TJSHDN_HYST |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |
| Chip Thermal Shutdown | TCSHDN | Temperature rising | 150 |  | ${ }^{\circ} \mathrm{C}$ |
| Chip Thermal-Shutdown Hysteresis | $\begin{gathered} \hline \text { TCSHDN_HYS } \\ \mathrm{T} \end{gathered}$ |  | 10 |  | ${ }^{\circ} \mathrm{C}$ |
| LDO Shutdown Temperature | TDSHDN | Temperature rising | 160 |  | ${ }^{\circ} \mathrm{C}$ |
| EMC |  |  |  |  |  |
| Surge Tolerance | VSURGE | OUT_ to GND, IEC 61000-4-5 with $42 \Omega$ | $\pm 1$ |  | kV |
| ESD IEC Contact Discharge | $\mathrm{V}_{\text {ESD_C }}$ | OUT_ to GND, IEC 61000-4-2 | $\pm 8$ |  | kV |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=7 \mathrm{~V}\right.$ to $60 \mathrm{~V}, \mathrm{~V}_{5}=4.5$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=1.62 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$ and $\left.\mathrm{V}_{\mathrm{DD}}=+24.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=\mathrm{V}_{5}\right)(\underline{\text { Note 1 }})$

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ESD IEC Air Discharge | $\mathrm{V}_{\text {ESD_A }}$ | OUT_ to GND, IEC 61000-4-2 | $\pm 25$ |  | kV |
| ESD | $\mathrm{V}_{\text {ESD }}$ | All other pins. Human Body Model | $\pm 2$ |  | kV |

Note 1: All units are production tested at $\mathrm{T}_{\mathrm{A}}=+25 \mathrm{C}$. Specifications over temperature are guaranteed by design.
Note 2: Current into the device is positive and current out of the device is negative.


Figure 1. IN_ to OUT_ Propagation Times


Figure 2. Output Channel Rise and Fall Times

## Typical Operating Characteristics

$\left(\mathrm{V}_{\mathrm{DD}}=+24 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+3.3 \mathrm{~V}\right.$, INRUSH $=\mathrm{LOW}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted. $)$


## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=+24 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+3.3 \mathrm{~V}\right.$, INRUSH $=\mathrm{LOW}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted. $)$


## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=+24 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+3.3 \mathrm{~V}\right.$, INRUSH $=\mathrm{LOW}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted. $)$


## Pin Configurations

## 20 TSSOP



## 20 TQFN



## Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| 20 TSSOP | 20 TQFN |  |  |
| POWER SUPPLY |  |  |  |
| 20 | 18 | $V_{D D}$ | 24 V Supply Input to Linear Regulator. Bypass $\mathrm{V}_{\mathrm{DD}}$ to GND using a $1 \mu \mathrm{~F}$ ceramic capacitor. If the MAX14919/ MAX14919A is powered by an external $\mathrm{V}_{5}$ supply and not $\mathrm{V}_{\mathrm{DD}}$, the $\mathrm{V}_{\mathrm{DD}}$ input must either be connected to GND or left unconnected. |
| 3, 4, 7, 8 | 1,2,5,6 | PGND | Power Ground. Connect to Exposed Pad (EP). |
| 16 | 14 | GND | Analog Ground. Connect to Exposed Pad (EP). |
| 19 | 17 | $V_{5}$ | 5 V Supply Input or 5V Linear Regulator Output. Bypass $\mathrm{V}_{5}$ to GND using a $1 \mu \mathrm{~F}$ ceramic capacitor. $\mathrm{V}_{5}$ is the primary chip supply and is required for normal operation |
| 10 | 8 | $\mathrm{V}_{\mathrm{L}}$ | Logic Supply. Connect a supply voltage between 1.6 V and 5.5 V to $\mathrm{V}_{\mathrm{L}}$. Connect a 100 nF bypass cap to $\mathrm{V}_{\mathrm{L}}$ |
| SWITCH CONTROL |  |  |  |
| 18 | 16 | IN1 | Switch 1 Control Logic Input. IN1 has a weak pulldown to GND. Drive IN1 high to close the OUT1 switch. |
| 17 | 15 | IN2 | Switch 2 Control Logic Input. IN2 has a weak pulldown to GND. Drive IN2 high to close the OUT2 switch. |
| 15 | 13 | IN3 | Switch 3 Control Logic Input. IN3 has a weak pulldown to GND. Drive IN3 high to close the OUT3 switch. |
| 14 | 12 | IN4 | Switch 4 Control Logic Input. IN4 has a weak pulldown to GND. Drive IN4 high to close the OUT4 switch. |
| SWITCH OUTPUTS |  |  |  |
| 2 | 20 | OUT1 | Low-Side Switch 1 Output |
| 5 | 3 | OUT2 | Low-Side Switch 2 Output |
| 6 | 4 | OUT3 | Low-Side Switch 3 Output |
| 9 | 7 | OUT4 | Low-Side Switch 4 Output |
| Configuration |  |  |  |
| 1 | 19 | INRUSH | Inrush-Enable Logic Input. Drive INRUSH high to enable $2 x$ current limiting for 100 mA ( min ) after any switch is turned on (using IN_). Drive INRUSH low to disable inrush current. |
| 11 | 9 | RCLIM | Load Current-Limit Control Resistor. Connect a resistor between RCLIM and GND to define the maximum load current through each switch. See the Current Limiting section for details. |
| DIAGNOSTICS SIGNALLING |  |  |  |
| 12 | 10 | REV | REV Logic Output. Open-drain output with a $45 \mu \mathrm{~A}$ internal pullup to $\mathrm{V}_{5}$ (MAX14919), open-drain output (MAX14919A). On the MAX14919, connect REV to the gate of an external nMOS transistor for supply-load reverse-polarity protection. |
| 13 | 11 | $\overline{\text { FAULT }}$ | Global Overload Open-Drain Output. The $\overline{\text { FAULT }}$ transistor turns on low when any of the OUT_ switches are in thermal overload or the chip is in thermal shutdown. Connect a pullup resistor to $\mathrm{V}_{\mathrm{L}}$. |
| EXPOSED PAD |  |  |  |
| - | - | EP | Exposed Pad. Connect EP to GND, PGND1, or PGND2. |

## Functional Diagrams

MAX14919/ MAX14919A


## Detailed Description

The MAX14919/MAX14919A is a quad industrial low-side switch. Each low-side switch has $140 \mathrm{~m} \Omega$ (typ) on-resistance at up to 800 mA load current. The four switches are pin-controlled, allowing parallel interface and high switching rates of over 200 kHz on each channel. The maximum load current allowed through the switches can be set to fit different system needs. The switch outputs are protected against short circuits to voltages in the range of 0 V to 49 V and are protected against thermal overload. Integrated line-to-GND surge protection of up to $\pm 1 \mathrm{kV} / 42 \Omega$ makes external TVS protection unnecessary.
The device offers additional control for protection and diagnostics indicating thermal overload, reverse-load detect, $\mathrm{V}_{5}$ supply undervoltage, and faults on the RCLIM current-limit setting pin.
The internal active clamps limit the OUT_ voltage to +55 V (typ) enabling fast turn-off of inductive loads.

## Supply Inputs

## Supply Powering Options with $\mathbf{V}_{\mathrm{DD}}$ and $\mathbf{V}_{\mathbf{5}}$

The MAX14919/MAX14919A offers flexible powering options. It can either be powered by $V_{D D}$ or by $\mathrm{V}_{5}$. The $\mathrm{V}_{\mathrm{DD}}$ powersupply input is able to support a wide supply-voltage range from +7 V to +60 V with a typical case of +24 V industrial power. The internal low-dropout regulator (LDO) handles the wide input to provide a stable +5 V output. Applications with limited available system power or unregulated supplies are able to power MAX14919/MAX14919A without the need of external power converters.
In the presence of a stable +5 V external supply, the internal LDO can be bypassed and the MAX14919/MAX14919A only powered by 5 V . The $\mathrm{V}_{5}$ power pin acts as a supply input when $\mathrm{V}_{\mathrm{DD}}$ is grounded/unconnected and handles input with +4.5 V to +5.5 V supplies. $\mathrm{V}_{5}$ is the primary power supply for the MAX14919/MAX14919A powering the internal control and analog blocks. The internal LDO can be bypassed by either connecting $V_{D D}$ to GND or by leaving $V_{D D}$ unconnected.

## 5V Linear Regulator

The integrated 5 V linear regulator $\left(\mathrm{V}_{5}\right)$ can supply up to 30 mA load current. Note that linear regulators have high power dissipation when high load currents are drawn while powered from high supply voltage. Calculate the power dissipation in the regulator as $P_{\text {DIS }}(W)=\left(V_{D D}-V_{5}\right) \times l_{V 5}$. The power dissipation might be excessive for high $\mathrm{V}_{5}$ load currents in combination with high $V_{D D}$ supply voltage resulting in self-heating of the device. Verify that the MAX14919/MAX14919A maximum thermal ratings are not exceeded at the highest operating temperatures.
When the device enters thermal shutdown, the $\mathrm{V}_{5}$ linear regulator is automatically turned off at $160^{\circ} \mathrm{C}$. The regulator turns on automatically when the chip temperature drops by $15^{\circ} \mathrm{C}$ (typ).

## Logic Supply Input $\mathbf{V}_{\mathbf{L}}$

The $\mathrm{V}_{\mathrm{L}}$ logic-supply input supports a wide logic-voltage range of +1.62 V to +5.5 V . $\mathrm{V}_{\mathrm{L}}$ can either be powered by $\mathrm{V}_{5}$ or externally supplied by +1.8 V (typ) or +3.3 V (typ) to enable interface with microcontrollers, FPGAs, or digital isolators. This supply input powers internal interface and logic blocks of MAX14919/MAX14919A.

## Undervoltage Lockout

When the $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{5}$, or $\mathrm{V}_{\mathrm{L}}$ supply voltages are under their respective UVLO thresholds, all OUT_ switches are off.

## Logic Interface

The logic interface requires a $\mathrm{V}_{\mathrm{L}}$ supply in the range of +1.62 V to +5.5 V . This ensures that the logic levels on logic I/O pins are CMOS-compliant. If used, connect pullup resistors to the open-drain logic outputs. If not used, connect the opendrain logic outputs to GND.

## FAULT Signaling

$\overline{\mathrm{FAULT}}$ is a global fault indication that is an open drain logic output that transitions active low when the MAX14919/ MAX14919A detects a fault condition. When the device exits fault status and all switches are in normal operation, the FAULT pin transitions passive high. FAULT is asserted for any of these conditions:

- Chip thermal shutdown
- Any of the OUT switches are in thermal overloads; thus, are turned off.
- Reverse current detected at OUT_
- $\mathrm{V}_{5}$ UVLO
- Short-circuit detected on the RCLIM pin.

During power-up of the device, $\overline{\mathrm{FAULT}}$ is asserted until $\mathrm{V}_{5}$ goes above its undervoltage-lockout condition ( $\mathrm{V}_{5}$ UVLO). FAULT is indicated if any one of the switch output has thermal overload or reverse-load connection, while the other channels are operating normally. The $\overline{\text { FAULT }}$ output is independent of the $I N_{-}$pin logic.

## Chip Thermal Protection

All switches are constantly monitored while the MAX14919/MAX14919A is powered with $\mathrm{V}_{5}>\mathrm{V}_{5}$ UVLO. When the device chip temperature rises above the thermal shutdown threshold of $150^{\circ} \mathrm{C}$ (TCSHDN), the chip enters thermal shutdown protection and all OUT switches are turned off until the chip temperature drops below $140^{\circ} \mathrm{C}$ (TCSHDN - TCSHDN_HYS). In this condition, the FAULT output is set.
If an output switch temperature rises above $160^{\circ} \mathrm{C}$ (channel thermal-shutdown temperature TJSHDN), that switch output (OUTx) is shut off. When the chip temperature falls by the hysteresis amount (TJSHDN_HYS), the OUT_ switch is restored to normal operation.
The integrated low dropout regulator features a separate temperature sensor that monitors the internal temperature due to the LDO power dissipation. If the internal LDO temperature rises above $160^{\circ} \mathrm{C}$ ( $\mathrm{T}_{\text {DSHDN }}$ ) the LDO is turned off. The LDO wakes up after cooling down by (TCSHDN_HYST).

## Current Limiting

The MAX14919/MAX14919A has a settable current limiting common to all four output switches (OUT1 to OUT4). The load current limiting can be set to between 100 mA and 800 mA depending on the value of the resistor applied at the RCLIM pin.
Connect a resistor ( $R_{\text {LIM }}$ ) from RCLIM to GND to set the required current limit. The equation to determine $R_{\text {LIM }}$ for a known current to be limited (lLIM) is given by:
$R_{\mathrm{LIM}}(\mathrm{k} \Omega)=\frac{V_{\mathrm{CLIM}} \times K 1}{\left(\mathrm{ILIM}^{-K 2}\right)(\mathrm{mA})}$
where,
$V_{\text {CLIM }}=1.2 \mathrm{~V}$
$K 1=17260$ (min), 18000 (typ), 19418 (max)
$\mathrm{K} 2(\mathrm{~mA})=-67.1(\mathrm{~min}), 0(\mathrm{typ}), 36.98(\mathrm{max})$
For example, the R $\mathrm{R}_{\text {LIM }}$ resistor to ensure the current limit is always higher than 600 mA , which is the maximum operating load current of system is:
$R_{\mathrm{LIM}}(\mathrm{k} \Omega)=\frac{V_{\mathrm{CLIM}} \times K 1(\mathrm{~min})}{\left(I_{\mathrm{LIM}}-K 2(\mathrm{~min})\right)(\mathrm{mA})}=\frac{1.2 \times 17260}{(600-(-67.1))(\mathrm{mA})}=31.05 \mathrm{k} \Omega$
If no resistor is connected to the RCLIM input (i.e., RCLIM is unconnected) or $R_{\text {LIM }}$ is more than $650 \mathrm{k} \Omega$, the $\mathrm{l}_{\text {LIM }}$ is internally set to 800 mA . If the $\mathrm{R}_{\text {LIM }}$ resistor is less than $6.5 \mathrm{k} \Omega$ (typ), all OUT_ switches are turned off. RCLIM is shortcircuit protected.
When the load current is higher than the set $\mathrm{I}_{\text {LIM }}$ current in any of the outputs, the device forces the associated switch to limit the current to the $\mathrm{I}_{\text {LIM }}(\mathrm{mA})$ value. In current-limit operation, the OUT_ voltage rises and the OUT_ switch consequentially heats up proportionally to the $\mathrm{V}_{\text {OUT }} \times \mathrm{l}_{\text {LIM }}$ power dissipation. The limiting is done indefinitely until the
channel is turned-off or the fault condition is removed.

## Inrush Current Mode

The MAX14919/ MAX14919A offers inrush mode that supports loads that draw higher currents during turn-on. In INRUSH mode, each switch provides at least double of the current set by the $R_{\text {LIM }}$ resistor for the INRUSH duration of $10 \mathrm{~ms}(\mathrm{~min})$. Setting the INRUSH logic-input high enables the inrush mode allowing $2 x \mathrm{I}_{\text {LIM }}$ for up to 10 ms . After the INRUSH period, the switch current limiting reverts to the value set by ILIM

## System Protection

## Reverse-Current Detection

The MAX14919 and MAX14919A feature reverse current detection which is signaled by the REV logic output. A reverse current on any OUT_ can arise when the field PSU that powers the load is miswired via a reverse polarity. Reverse currents are drawn out of outputs (OUT_) when a negative voltage is applied across any OUT_ and GND/PGND with the OUT_switch either in an on or off state. If the reverse current flowing out of any of the OUT_ exceeds 150mA(typ) (ITH_OUT_REV_ON), the REV output immediately transitions low to signal a reverse current condition. The MAX14919 and $\overline{M A X} \overline{1} 491 \overline{9} A$ react differently to a reverse current condition as explained in the following.
The MAX14919 drives REV low and automatically turns off all four OUT_ switches when it detects a reverse current condition (lOUT_ < ITH_OUT_REV_ON). The REV output is held low and all four OUT_ switches remain off for the autoretry duration (tREV AR) of 2 seconds (typ). After this delay, the OUT_ are turned back to the state defined by the IN_ inputs and REV is pulled high by the 45uA pull-up current. If the cause for reverse current is still present and a reverse current is again detected, the autoretry scheme again turns REV low and forces all OUT_ off for 2 s ( $t_{\text {REV_AR }}$ ). The REV output can drive the gate of an nFET which will open the GND/PGND connection to the field GND/COM connection, thereby stopping the reverse current flow. The on-resistance of the external nFET should be chosen such that it does not contribute significantly to a channel RoN since all four OUT_currents flow through the reverse-protecting nFET. Its RON should be significantly less than (1/4)th of the $\mathrm{R}_{\mathrm{ON}}$ of the OUT_ (less than $35 \mathrm{~m} \Omega$ typ).
The MAX14919A version does not have internal reverse protection and the REV is a real-time open-drain output that signals when a reverse condition is detected. When a reverse current is detected, the open-drain REV output is pulled low but the OUT_ switches are not turned off - they remain in the state defined by the $\mathrm{IN}_{-}$. The 2 s auto-retry delay ( $t_{\text {REV AR }}$ ) is not present in MAX14919A, so as soon as the reverse condition disappears, the REV output reverts back to logic high, indicating a return to normal operation. The REV output can be used as an indication for a reverse condition, for example to an LED or to MCU, but is not suitable for driving an nFET in GND/PGND path for protection purposes.
Note the following when using the MAX14919. When the load driven by an OUT_ is capacitive and if the load is connected via a length of wire that has inductance, turning on the OUT_ will result in brief current and voltage oscillations on the wire due to LC oscillation. If the currents during oscillation exceeds the reverse trigger level of 150mA(typ) (ITH_OUT_REV_ON), then this is detected as a reverse current. The MAX14919 will force all the channels off for autoretry time $\mathrm{Tt}_{\mathrm{RE}} \overline{\mathrm{V}} \mathrm{AR}$ ) for protection. In the same scenario, the MAX14919A will indicate a reverse detection fault (REV will be forced low) for the time until reverse current is present and will not change the state of output channels OUT_.

## Transient Energy Protection

The MAX14919/ MAX14919A features an integrated clamp at each of its four channel outputs. In typical applications, the integrated clamp avoids an external clamp on each of its outputs reducing component cost and board space. In case of an overvoltage event caused by surge, ESD, or inductive load turn-off, the clamp turns on at +55 V (typ) to dissipate the energy.

## Short-Circuit and Overcurrent Protection

The device outputs are designed to handle hard short-circuits as well as overcurrents. In case of a short-circuit at OUT_ to field supply with the switch turned on, the device actively regulates the current to lim. The shorted switch channel temperature increases at a rate determined by the power dissipation: OUT_ voltage $\times$ ILIM. The switch enters thermal shutdown when its temperature is greater than $160^{\circ} \mathrm{C}$. After the device cools down by TJSHDN HYS ( ${ }^{\circ} \mathrm{C}$ ), the switch is automatically turned on if its associated IN_input is high. The MAX14919/ MAX14919A switch outputs indefinitely cycle into and out of thermal shutdown until the switch is turned off or the short-circuit is removed.

## Industrial-Protected, Quad-Channel, Low-Side Switch

## Applications Information

## Paralleling the Outputs

The MAX14919/MAX14919A device supports paralleling of channels in applications with a higher load-current requirement. The channels that are paralleled should be connected together at the output and input, respectively. When multiple outputs are connected in parallel, the resulting current limit is the sum of the each output's current limit. For example, paralleling of two channels doubles the available load current.
When multiple outputs OUT_ are paralleled, an external zener-diode (ZD) clamp might be required per output for quenching the energy during inductive load turnoff. The external ZD-clamp voltage must be lower than the minimum internal-clamp voltage (49V min).

## Board Layout

High-current, low R $\mathrm{R}_{\mathrm{ON}}$ switches require proper layout and design procedures for optimum performance. Ensure that power-supply bypass capacitors are placed as close as possible to the device. Ensure that the PGND and GND pins are interconnected to have the least on-board resistance. In this case, a $1 \mu \mathrm{~F}$ capacitor should be placed to the ground plane as close to the $\mathrm{V}_{\mathrm{DD}}$ pin as possible.
Connect the exposed pad to a large GND plane to dissipate heat in case of large load currents. Either the top layer or an inner or the bottom PCB layer is used for heat conduction. Use many vias under the exposed pad ("via farm") to efficiently contact the inner and bottom layers.

## Surge Protection

Each OUT_ (OUT1 to OUT4) of the MAX14919/MAX14919A is protected against IEC 61000-4-5 (1.2 $\mu \mathrm{s} / 50 \mu \mathrm{~s})$ surges of up to $\pm 1 \mathrm{kV} /(42 \Omega+0.5 \mu \mathrm{~F})$ without the need for external protection diodes from OUT_ to PGND.

## Inductive Demagnetization

During turn-off of inductive loads by an OUT_ low-side switch, the kickback voltage generated by the inductance is clamped by the internal clamp to a voltage of +55 V (typ) relative to PGND allowing fast demagnetization. Large load inductance and higher load currents in the inductive load increase the time until the inductance is demagnetized. This increases the energy in the clamp; hence, the internal temperature of MAX14919/MAX14919A and can result in a thermal overload with FAULT set low. Since large energy is dissipated in the device device through the voltage clamp, the user must design the system keeping in mind the inductance of the load and its operating current. Failure to do so results in damage to the device.
Each switch is able to dissipate up to 200 mJ of clamp energy during inductive load clamping at $+125^{\circ} \mathrm{C}$ junction temperature $\left(T_{J}\right)$.

## Typical Application Circuits

## Isolated Quad-Channel Digital-Output Application with Reverse-Load Polarity Protection

This Typical Application Circuit illustrates an isolated quad-channel low-side digital output with reverse-load polarity protection with a 800 mA current limit. An unregulated supply from the transformer driver (MAX258) is supplied to the $V_{D D}$ input of the MAX14919. The internal +5 V LDO output is connected to the $\mathrm{V}_{\mathrm{L}}$ logic-supply input. The MAX14919 $\mathrm{V}_{5}$ output powers the MAX14483 isolator. MAX14483 enables a +3.3 V to +5 V interface while providing $3.75 \mathrm{kV} \mathrm{V}_{\mathrm{RMs}}$ isolation. The field power-ok signal is a diagnostic provided by the MAX14483 to ensure field-side power is present while transmitting signals to the MAX14919 device. An external nFET (NTTFS5820NLTAG) along with the REV output provides reverseload polarity protection. When OUT_ and COM terminals are miswired, the currents flows into COM and out of OUT_ channel. When the magnitude of current is greater than 150 mA , the REV output is forced low, which switches off the nFET; thereby, cutting the path between COM and OUT_. The unipolar TVS (SMCJ36A) protects the external nFET for surge when the nFET is off.


## Field Isolated Quad-Channel Digital-Output Application with MAX14919A

This Typical Application Circuit illustrates an isolated quad-channel low-side digital output with 600 mA current limit. The MAX14919A is powered from +24 V field supply. The internal $+5 \mathrm{~V} \mathrm{~V}_{5}$ output is connected to the VL logic supply input of the MAX14919A and the MAX14430 isolator. The MAX14430 enables a +3.3 V to +5 V interface while providing 3 kV RMs isolation.

## Typical Application Circuits (continued)



## Ordering Information

| PART NUMBER | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :---: |
| MAX14919AUP+ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20 TSSOP-EP* |
| MAX14919AUP+T | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20 TSSOP-EP* |
| MAX14919ATP+ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20 TQFN-EP* |
| MAX14919ATP+T | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20 TQFN-EP* |
| MAX14919AAUP+** | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20 TSSOP-EP |
| MAX14919AAUP+T** | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20 TSSOP-EP ${ }^{*}$ |
| MAX14919AATP+ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20 TQFN-EP* |
| MAX14919AATP+T | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20 TQFN-EP* |

+Denotes lead(Pb)-free/RoHS-compliance.
$T=$ Tape and reel.
*EP = Exposed pad.
**Future product—contact factory for availability.

## Industrial-Protected, Quad-Channel, Low-Side Switch

Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $10 / 20$ | Release for Market Intro | - |
| 1 | $2 / 21$ | Updated the General Description, Benefits and Features, Absolute Maximum <br> Ratings, Package Description, Pin Configurations, and Reverse-Current Detection <br> sections; removed future product designation from MAX14919ATP+ and added <br> MAX14919AAUP+ and MAX14919AAUP+T as future parts in the Ordering <br> Information | 1-2, 8, 13, 16 |
| 2 | $5 / 21$ | Added MAX14919A, updated General Description, Benefits and Features, Simplified <br> Low-Side Switch Application, Electrical Characteristics table, TOCs 15, 16, 17, 18 <br> and added TOC19, Pin Configurations, Pin Description, Functional Diagrams, <br> Detailed Description, Supply Powering Options with VDD and V5, FAULT Signaling, <br> Chip Thermal Protection, Current Limiting, Inrush Current Mode, Reverse-Current <br> Detection, Transient Energy Protection, Paralleling the Outputs, Surge Protection, <br> Inductive Demagnetization, Isolated Quad-Channel Digital-Output Application with <br> Reverse-Load Polarity Protection, Field Isolated Quad-Channel Digital Output <br> Application with MAX14919A, and Ordering Information | 1-19 |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Power Switch ICs - Power Distribution category:

## Click to view products by Maxim manufacturer:

Other Similar products are found below :
TCK111G,LF(S FPF1018 DS1222 TCK2065G,LF SZNCP3712ASNT3G MIC2033-05BYMT-T5 MIC2033-12AYMT-T5 MIC2033-05BYM6-T5 SLG5NT1437VTR SZNCP3712ASNT1G DML1008LDS-7 KTS1670EDA-TR KTS1640QGDV-TR KTS1641QGDV-TR NCV459MNWTBG FPF2260ATMX U6513A MIC2012YM-TR NCP45780IMN24RTWG AP22953CW12-7 MAX14919AUP+T MAX14919ATP+ KTS1697AEOAB-TR TCK207AN,LF BD2227G-LBTR TCK126BG,LF XC8111AAA010R-G MPQ5072GG-AEC1-P TCK128BG,LF XC8110AA018R-G XC8110AA010R-G XC8111AA018R-G MC33882PEP TPS2104DBVR MIC2098-1YMT-TR MIC94062YMT TR MP6231DN-LF MIC2015-1.2YM6 TR MIC2075-2YM MIC94068YML-TR SIP32461DB-T2-GE1 NCP335FCT2G TCK105G,LF(S AP2411S-13 AP2151DSG-13 AP2172MPG-13 MIC94094YC6-TR MIC94093YC6-TR MIC94064YC6-TR MIC94061YMT-TR

