# 12-Bit, 20Msps, 3.3V, Low-Power ADC with Internal Reference 


#### Abstract

General Description The MAX1422 3.3V, 12-bit analog-to-digital converter (ADC) features a fully differential input, pipelined, 12stage ADC architecture with wideband track-and-hold (T/H) and digital error correction incorporating a fully-differential signal path. The MAX1422 is optimized for lowpower, high dynamic performance applications in imaging and digital communications. The converter operates from a single 3.3 V supply, consuming only 137 mW while delivering a 67 dB (typ) signal-to-noise ratio (SNR) at a 5 MHz input frequency and a 20 Msps sampling frequency. The fully-differential input stage has a small signal -3 dB bandwidth of 400 MHz and may be operated with single-ended inputs. An internal 2.048 V precision bandgap reference sets the ADCs full-scale range. A flexible reference structure accommodates an internally or externally applied buffered or unbuffered reference for applications requiring increased accuracy or a different input voltage range. In addition to low operating power, the MAX1422 features two power-down modes, a reference power-down, and a shutdown mode. In reference power-down, the internal bandgap reference is deactivated, resulting in a 2 mA (typ) supply current reduction. For idle periods, a full shutdown mode is available to maximize power savings. The MAX1422 provides parallel, offset binary, CMOScompatible three-state outputs. The MAX1422 is available in a $7 \mathrm{~mm} \times 7 \mathrm{~mm} \times 1.4 \mathrm{~mm}$, 48-pin TQFP package and is specified over the commercial $\left(0^{\circ} \mathrm{C}\right.$ to $\left.+70^{\circ} \mathrm{C}\right)$ and extended industrial $\left(-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$ ) temperature ranges. Pin-compatible higher-speed versions of the MAX1422 are also available. Please refer to the MAX1421 data sheet for 40Msps and the MAX1420 data sheet for 60Msps.


Applications
Medical Ultrasound Imaging
CCD Pixel Processing
Data Acquisition
Radar
IF and Baseband Digitization

Functional Diagram appears at end of data sheet.

Features

- Single 3.3V Power Supply
- 67dB SNR at fin $=5 \mathrm{MHz}$
- Internal 2.048V Precision Bandgap Reference
- Differential Wideband Input T/H Amplifier
- Power-Down Modes

130mW (Reference Shutdown Mode) 10~W (Shutdown Mode)

- Space-Saving 48-Pin TQFP Package

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :--- |
| MAX1422CCM | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 48 TQFP |
| MAX1422ECM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 TQFP |

Pin Configuration


## 12-Bit, 20Msps, 3.3V, Low-Power ADC with Internal Reference

## ABSOLUTE MAXIMUM RATINGS

$A V_{D D}, D V_{D D}$ to AGND
.-0.3V to +4 V
DVDD, AVDD to DGND
-0.3V to +4 V
DGND to AGND 0.3 V to +0.3 V

INP, INN, REFP, REFN, REFIN,
CML,CLK, $\overline{C L K}$, $\qquad$
D0-D11, OE, PD
(AGND - 0.3V) to (AVDD +0.3 V )
Continuous Power Dissipation $\left(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)$

48-Pin TQFP (derate $21.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )........ 1739 mW Operating Temperature Ranges
MAX1422CCM
..$^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
MAX1422ECM
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Maximum Junction Temperature ..................................... $+150^{\circ} \mathrm{C}$
Storage Temperature Range ............................. $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ................................. $300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\text {AVDD }}=\mathrm{V}_{\mathrm{DVDD}}=3.3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathbb{I N}}= \pm 1.024 \mathrm{~V}\right.$, differential input voltage at -0.5 dBFS , internal reference, f CLK $=20 \mathrm{MHz}(50 \%$ duty cycle); digital output load $C_{L}=10 \mathrm{pF}, \geq+25^{\circ} \mathrm{C}$ guaranteed by production test, $<+25^{\circ} \mathrm{C}$ guaranteed by design and characterization. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC ACCURACY |  |  |  |  |  |  |
| Resolution | RES |  |  | 12 |  | Bits |
| Differential Nonlinearity | DNL | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, no missing codes | -1 |  | 1 | LSB |
|  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | $\pm 0.5$ |  |  |
| Integral Nonlinearity | INL | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | $\pm 2$ |  | LSB |
| Mid-scale Offset | MSO |  | -3 | $\pm .75$ | 3 | \%FSR |
| Mid-scale Offset Temperature Coefficient | MSOTC |  |  | $3 \times 10^{-4}$ |  | \%/ ${ }^{\circ} \mathrm{C}$ |
| Gain Error | GE | Internal reference (Note 1) | -5 | $\pm 0.1$ | 5 | \%FSR |
|  |  | External reference applied to REFIN, (Note 2) | -5 | $\pm 0.2$ | 5 |  |
|  |  | External reference applied to REFP, CML, and REFN (Note 3) | -1.5 |  | 1.5 |  |
| Gain Error Temperature Coefficient | GETC | External reference applied to REFP, CML, and REFN (Note 3) |  | $15 \times 10^{-6}$ |  | \%/ ${ }^{\circ} \mathrm{C}$ |
| DYNAMIC PERFORMANCE (fCLK $=20 \mathrm{MHz}, 4096$-point FFT) |  |  |  |  |  |  |
| Signal-to-Noise Ratio | SNR | $\mathrm{fin}^{\prime}=5 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 63 | 67 |  | dB |
| Spurious-Free Dynamic Range | SFDR | $\mathrm{fin}^{\prime}=5 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 64 | 74 |  | dBc |
| Total Harmonic Distortion | THD | $\mathrm{fin}^{\prime}=5 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | -72 | -63 | dBc |
| Signal-to-Noise and Distortion | SINAD | $\mathrm{fin}^{\prime}=5 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 60 | 65 |  | dB |
| Effective Number of Bits | ENOB | $\mathrm{fin}^{\text {a }}$ = 5MHz |  | 10.5 |  | Bits |
| Two-Tone Intermodulation Distortion | IMD | $\mathrm{fiN} 1=7.028 \mathrm{MHz}, \mathrm{fIN} 2=8.093 \mathrm{MHz}($ Note 4) |  | -77 |  | dBc |
| Differential Gain | DG |  |  | $\pm 1$ |  | \% |
| Differential Phase | DP |  |  | $\pm 0.25$ |  | Degrees |
| ANALOG INPUTS (INP, INN, CML) |  |  |  |  |  |  |
| Input Resistance | RIN | Either input to ground |  | 61 |  | k $\Omega$ |
| Input Capacitance | CIN | Either input to ground |  | 4 |  | pF |
| Common-Mode Input Level (Note 5) | VCML |  |  | $\begin{gathered} V_{\text {AVDD }} \times \\ 0.5 \end{gathered}$ |  | V |

## 12-Bit, 20Msps, 3.3V, Low-Power ADC with Internal Reference

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{\text {AVDD }}=\mathrm{V}_{\mathrm{DVDD}}=3.3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V} \operatorname{IN}= \pm 1.024 \mathrm{~V}\right.$, differential input voltage at -0.5 dBFS , internal reference, $\mathrm{fCLK}=20 \mathrm{MHz}(50 \%$ duty cycle); digital output load $C_{L}=10 \mathrm{pF}, \geq+25^{\circ} \mathrm{C}$ guaranteed by production test, $<+25^{\circ} \mathrm{C}$ guaranteed by design and characterization. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Common-Mode Input Voltage Range (Note 5) | VcmVR |  | $V_{C M L}$ $\pm 5 \%$ |  | V |
| Differential Input Range | VIN | VINP - V INN (Note 6) | $\pm \mathrm{V}_{\text {DIFF }}$ |  | V |
| Small-Signal Bandwidth | BW-3dB | (Note 7) | 400 |  | MHz |
| Large-Signal Bandwidth | FPBW -3dB | (Note 7) | 150 |  | MHz |
| Overvoltage Recovery | OVR | $1.5 \times$ FS input | 1 |  | Clock cycles |


| Common-Mode Reference <br> Voltage | V $_{\text {CML }}$ | At CML | $\mathrm{V}_{\text {AVDD }} \times 0.5$ | V |
| :--- | :--- | :--- | :---: | :---: |
| Positive Reference Voltage | VREFP | At REFP | $\mathrm{V}_{\mathrm{CML}}$ <br> +0.512 | V |
| Negative Reference Voltage | V REFN | At REFN | $\mathrm{V}_{\mathrm{CML}}$ <br> -0.512 | V |
| Differential Reference Voltage | V.DIFF | (Note 6) | 1.024 <br> $\pm 5 \%$ | V |
| Differential Reference <br> Temperature Coefficient | REFTC |  | $\pm 100$ | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ |

## EXTERNAL REFERENCE (VREFIN = 2.048V)

| REFIN Input Resistance | RIN | (Note 8) | 5 |  |  | $\mathrm{k} \Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REFIN Input Capacitance | CIN |  | 10 |  |  | pF |
| REFIN Reference Input Voltage Range | VREFIN |  | $\begin{aligned} & 2.048 \\ & \pm 10 \% \end{aligned}$ |  |  | V |
| Differential Reference Voltage Range | V DIFF | (Note 6) | $\begin{gathered} 0.92 \times \\ \text { VREFIN } \end{gathered}$ | VREFIN/2 | $\begin{gathered} 1.08 \times \\ \text { VREFIN2 } \end{gathered}$ | V |

EXTERNAL REFERENCE (VREFIN = 0, reference voltage applied to REFP, REFN, and CML)

| REFP, REFN, CML Input Current | IIN |  | -200 | 200 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| REFP, REFN, CML Input Capacitance | Cin |  | 15 |  | pF |
| Differential Reference Voltage Range | V DIFF | (Note 6) | $\begin{array}{r} 1.024 \\ \pm 10 \% \\ \hline \end{array}$ |  | V |
| CML Input Voltage Range | VCML |  | $\begin{array}{r} 1.65 \\ \pm 10 \% \\ \hline \end{array}$ |  | V |
| REFP Input Voltage Range | $V_{\text {REFP }}$ |  | $\mathrm{V}_{\mathrm{CML}}+$ <br> VDIFF/2 |  | V |
| REFN Input Voltage Range | VREFN |  | $V_{\text {CML }}-$ <br> VDIFF/2 |  | V |

DIGITAL INPUTS (CLK, $\overline{C L K}, ~ P D, ~ \overline{O E})$

| Input Logic High | $V_{I H}$ |  | $0.7 \times$ <br> $V_{D V D D}$ | V |
| :--- | :---: | ---: | :--- | :---: |
| Input Logic Low | $V_{I L}$ |  |  | $0.3 \times$ <br> $V_{\text {DVD }}$ |

## 12-Bit, 20Msps, 3.3V, Low-Power ADC with Internal Reference

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{\text {AVDD }}=V_{\text {DVDD }}=3.3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{I N}= \pm 1.024 \mathrm{~V}\right.$, differential input voltage at -0.5 dBFS , internal reference, $\mathrm{f} \mathrm{CLK}=20 \mathrm{MHz}(50 \%$ duty cycle); digital output load $C_{L}=10 p F, \geq+25^{\circ} \mathrm{C}$ guaranteed by production test, $<+25^{\circ} \mathrm{C}$ guaranteed by design and characterization. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Current |  | CLK, $\overline{\text { CLK }}$ |  | $\pm 330$ |  | $\mu \mathrm{A}$ |
|  |  | PD | -20 |  | 20 |  |
|  |  | $\overline{\mathrm{OE}}$ | -20 |  | 20 |  |
| Input Capacitance |  |  |  | 10 |  | pF |
| DIGITAL OUTPUTS (D0-D11) |  |  |  |  |  |  |
| Output Logic High | VOH | $\mathrm{IOH}=200 \mu \mathrm{~A}$ | $\begin{gathered} \text { VDVDD } \\ -0.5 \end{gathered}$ |  | $V_{\text {DVDD }}$ | V |
| Output Logic Low | VOL | $\mathrm{IOL}=-200 \mu \mathrm{~A}$ | 0 |  | 0.5 | V |
| Three-State Leakage |  |  | -10 |  | 10 | $\mu \mathrm{A}$ |
| Three-State Capacitance |  |  |  | 2 |  | pF |
| POWER REQUIREMENTS |  |  |  |  |  |  |
| Analog Supply Voltage | V ${ }_{\text {AVDD }}$ |  | 3.138 | 3.3 | 3.465 | V |
| Digital Supply Voltage | V DVDD |  | 2.7 | 3.3 | 3.63 | V |
| Analog Supply Current | IAVDD |  |  | 39 | 46 | mA |
| Analog Supply Current with Internal Reference in Shutdown |  | $V_{\text {REFIN }}=0$ |  | 37 | 44 | mA |
| Analog Shutdown Current |  | $P D=D V_{D D}$ |  |  | 20 | $\mu \mathrm{A}$ |
| Digital Supply Current | IDVDD |  |  | 3 |  | mA |
| Digital Shutdown Current |  | $P D=D V_{D D}$ |  |  | 20 | $\mu \mathrm{A}$ |
| Power Dissipation | PDISS | Analog power dissipation |  | 137 | 152 | mW |
| Power-Supply Rejection Ratio | PSRR | (Note 9) |  | $\pm 1$ |  | $\mathrm{mV} / \mathrm{V}$ |
| TIMING CHARACTERISTICS |  |  |  |  |  |  |
| Maximum Clock Frequency | fCLK | Figure 6 | 20 |  |  | MHz |
| Clock High | tch | Figure 6, clock period 50ns |  | 25 |  | ns |
| Clock Low | tCL | Figure 6, clock period 50ns |  | 25 |  | ns |
| Pipeline Delay (Latency) |  | Figure 6 |  | 7 |  | Clock cycles |
| Aperture Delay | $t_{\text {AD }}$ | Figure 10 |  | 2 |  | ns |
| Aperture Jitter | $\mathrm{t}_{\mathrm{AJ}}$ | Figure 10 |  | 2 |  | ps |
| Data Output Delay | tod | Figure 6 | 5 | 10 | 14 | ns |
| Bus Enable Time | tBE | Figure 5 |  | 5 |  | ns |
| Bus Disable Time | tBD | Figure 5 |  | 5 |  | ns |

Note 1: Internal reference, REFIN bypassed to AGND with a combination of $0.22 \mu \mathrm{~F}$ in parallel with 1 nF capacitor.
Note 2: External 2.048 V reference applied to REFIN.
Note 3: Internal reference disabled. $\mathrm{V}_{\text {REFIN }}=0, \mathrm{~V}$ REFP $=2.162 \mathrm{~V}, \mathrm{~V}$ CML $=1.65 \mathrm{~V}$, and $\mathrm{V}_{\text {REF }}=1.138 \mathrm{~V}$.
Note 4: IMD is measured with respect to either of the fundamental tones.
Note 5: Specifies the common-mode range of the differential input signal supplied to the MAX1422.
Note 6: VDIFF = VREFP - VREFN.
Note 7: Input bandwidth is measured at a 3dB level.
Note 8: VREFIN is internally biased to 2.048 V through a $10 \mathrm{k} \Omega$ resistor.
Note 9: Measured as the ratio of the change in mid-scale offset voltage for a $\pm 5 \%$ change in VAVDD, using the internal reference.

## 12-Bit, 20Msps, 3.3V, Low-Power ADC with Internal Reference

## Typical Operating Characteristics

$\left(V_{\text {AVDD }}=V_{D V D D}=3.3 V, A G N D=D G N D=0, V_{I N}= \pm 1.024 \mathrm{~V}\right.$, differential input drive, AIN $=-0.5 \mathrm{dBFS}, \mathrm{fCLK}=20 \mathrm{MHz}(50 \%$ duty cycle) digital output load $C_{L}=10 \mathrm{pF}, \mathrm{T}_{A}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{A}=+25^{\circ} \mathrm{C}$.)


## 12-Bit, 20Msps, 3.3V, Low-Power ADC with Internal Reference


$\left(\mathrm{V}_{\text {AVDD }}=\mathrm{V}_{\text {DVDD }}=3.3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\text {IN }}= \pm 1.024 \mathrm{~V}\right.$, differential input drive, $\mathrm{A}_{\mathrm{IN}}=-0.5 \mathrm{dBFS}, \mathrm{f} C L K=20 \mathrm{MHz}(50 \%$ duty cycle) digital output load $C_{L}=10 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)


SPURIOUS-FREE DYNAMIC RANGE
vs. TEMPERATURE


SIGNAL-TO-NOISE PLUS DISTORTION
vs. TEMPERATURE


TOTAL HARMONIC DISTORTION
vs. ANALOG INPUT POWER (fin = 5MHz)


SIGNAL-TO-NOISE RATIO
vs. TEMPERATURE


INTEGRAL NONLINEARITY
vs. DIGITAL OUTPUT CODE


SIGNAL-TO-NOISE PLUS DISTORTION
vs. ANALOG INPUT POWER ( $\mathbf{f} \mathbf{I N}=5 \mathrm{MHz}$ )


TOTAL HARMONIC DISTORTION vs. TEMPERATURE


DIFFERENTIAL NONLINEARITY vs. DIGITAL OUTPUT CODE


## 12－Bit，20Msps，3．3V，Low－Power ADC with Internal Reference

Typical Operating Characteristics（continued）
$\left(V_{\text {AVDD }}=V_{D V D D}=3.3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\mathrm{IN}}= \pm 1.024 \mathrm{~V}\right.$ ，differential input drive， $\mathrm{A}_{\mathrm{IN}}=-0.5 \mathrm{dBFS}, \mathrm{fCLK}=20 \mathrm{MHz}(50 \%$ duty cycle）digital output load $C_{L}=10 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ ，unless otherwise noted．Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ．）


## 12-Bit, 20Msps, 3.3V, Low-Power ADC with Internal Reference

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| $\begin{aligned} & 1,4,5,8,9 \\ & 12,13,16 \\ & 19,41,48 \end{aligned}$ | AGND | Analog Ground. Connect all return paths for analog signals to AGND. |
| $\begin{gathered} 2,3,10,11 \\ 14,15,20 \\ 42,47 \end{gathered}$ | $A V_{D D}$ | Analog Supply Voltage. For optimum performance, bypass to the closest AGND with a parallel combination of a $0.1 \mu \mathrm{~F}$, and a 1 nF capacitor. Connect a single $10 \mu \mathrm{~F}$ and $1 \mu \mathrm{~F}$ capacitor combination between $A V_{D D}$ and $A G N D$. |
| 6 | INP | Positive Analog Signal Input |
| 7 | INN | Negative Analog Signal Input |
| 17 | CLK | Clock Frequency Input. Clock frequency input ranges from 100kHz to 20MHz. |
| 18 | $\overline{\text { CLK }}$ | Complementary Clock Frequency Input. This input is used for differential clock input. If the ADC is driven with a single-ended clock, bypass $\overline{C L K}$ with $0.1 \mu \mathrm{~F}$ capacitor to AGND. |
| 21, 31, 32 | DV ${ }_{\text {DD }}$ | Digital Supply Voltage. For optimum performance, bypass to the closest DGND with a parallel combination of a $0.1 \mu \mathrm{~F}$ and a 1 nF capacitor. Connect a single $10 \mu \mathrm{~F}$ and $1 \mu \mathrm{~F}$ capacitor combination between DVDD and DGND. |
| 22, 29, 30 | DGND | Digital Ground |
| 23-28 | D0-D5 | Digital Data Outputs. Data bits D0 through D5, where D0 represents the LSB. |
| 33-38 | D6-D11 | Digital Data Outputs. D6 through D11, where D11 represents the MSB. |
| 39 | $\overline{\mathrm{OE}}$ | Output Enable Input. A logic "1" on $\overline{\mathrm{OE}}$ places the outputs D0-D11 into a high-impedance state. A logic "0" allows for the data bits to be read from the outputs. |
| 40 | PD | Shutdown Input. A logic "1" on PD places the ADC into shutdown mode. |
| 43 | REFIN | External Reference Input. Bypass to AGND with a capacitor combination of $0.22 \mu \mathrm{~F}$ in parallel with 1 nF . REFIN can be biased externally to adjust reference levels and calibrate full-scale errors. To disable the internal reference, connect REFIN to AGND. |
| 44 | REFP | Positive Reference I/O. Bypass to AGND with a capacitor combination of $0.22 \mu \mathrm{~F}$ in parallel with 1 nF . With the internal reference disabled (REFIN = AGND), REFP should be biased toVCML + VDIFF/2. |
| 45 | REFN | Negative Reference I/O. Bypass to AGND with a capacitor combination of $0.22 \mu \mathrm{~F}$ in parallel with 1 nF . With the internal reference disabled (REFIN = AGND), REFN should be biased to $V_{\text {CML }}$ - $\mathrm{V}_{\text {DIFF/2. }}$ |
| 46 | CML | Common-Mode Level Input. Bypass to AGND with a capacitor combination of $0.22 \mu \mathrm{~F}$ in parallel with 1 nF . With the internal reference disabled (REFIN = AGND), CML accepts an external voltage of $1.65 \mathrm{~V} \pm 10 \%$. |

## Detailed Description

The MAX1422 uses a 12-stage, fully differential, pipelined architecture (Figure 1), that allows for highspeed conversion while minimizing power consumption. Each sample moves through a pipeline stage every half-clock cycle. Including the delay through the output latch, the latency is seven clock cycles.
A 2-bit (2-comparator) flash ADC converts the heldinput voltage into a digital code. The following digital-
to-analog converter (DAC) converts the digitized result back into an analog voltage, which is then subtracted from the original held-input signal. The resulting error signal is then multiplied by two and the product is passed along to the next pipeline stage. This process is repeated until the signal has been processed by all 12 stages. Each stage provides a 1-bit resolution. Digital error correction compensates for ADC comparator offsets in each pipeline stage and ensures no missing codes.

# 12-Bit, 20Msps, 3.3V, Low-Power ADC with Internal Reference 

## Input Track-and-Hold <br> Transconductance Circuit

Figure 2 displays a simplified functional diagram of the input track-and-hold (T/H) circuit in both track-and-hold mode. In track mode, switches S1, S2a, S2b, S4a, S4b, S5a, and S5b are closed. The fully differential circuit samples the input signal onto the two capacitors (C2a and C2b) through-switches (S4a and S4b). Switches S2a and S2b set the common mode for the transconductance amplifier (OTA) input and open simultaneously with S1, sampling the input waveform. The resulting differential voltage is held on capacitors C2a and C2b. Switches S4a and S4b, are then opened before switches S3a and S3b connect capacitors C1a and C1b to the output of the amplifier, and switch S4c is closed. The OTA is used to charge capacitors, C1a and C1b, to the same values originally held on C2a and C2b. This value is then presented to the first stage quantizer and isolates the pipeline from the fast-changing input. The wide input bandwidth, T/H amplifier allows the MAX1422 to track and sample/hold analog inputs of high frequencies beyond Nyquist. The analog inputs INP and INN can be driven either differentially or single-ended. Match the impedance of INP and INN and set the common-mode voltage to midsupply (AVDD/2) for optimum performance.


Figure 1. Pipelined Architecture

## Analog Input and Reference Configuration

The full-scale range of the MAX1422 is determined by the internally generated voltage difference between REFP (AVDD/2 + $\mathrm{V}_{\text {REFIN }} / 4$ ) and REFN (AVDd/2 - VREFIN/4). The MAX1422's full-scale range is adjustable through REFIN, which provides a high input impedance for this purpose. REFP, CML (AVDD/2), and REFN are internally buffered, low impedance outputs.
The MAX1422 provides three modes of reference operation:

- Internal reference mode
- Buffered external reference mode
- Unbuffered external reference mode

In internal reference mode, the on-chip 2.048V bandgap reference is active and REFIN, REFP, CML, and REFN, left floating. For stability purposes bypass REFIN, REFP, REFN, and CML with a capacitor network of $0.22 \mu \mathrm{~F}$, in parallel with a 1 nF capacitor to AGND.
In buffered external reference mode, the reference voltage levels can be adjusted externally by applying a stable and accurate voltage at REFIN.

In unbuffered external reference mode, REFIN is connected to AGND, which deactivates the on-chip buffers of REFP, CML, and REFN. With their buffers shut down,


Figure 2. Internal T/H Circuit

## 12-Bit, 20Msps, 3.3V, Low-Power ADC with Internal Reference



Figure 3. Unbuffered External Reference Drive_Internal Reference Disabled
these nodes become high impedance and can be driven by external reference sources, as shown in Figure 3.

## Clock Inputs (CLK, $\overline{\text { CLK }}$ )

The MAX1422's CLK and CLK inputs accept both sin-gle-ended and differential input operation, and accept CMOS-compatible clock signals. If CLK is driven with a single-ended clock signal, bypass CLK with a $0.1 \mu \mathrm{~F}$ capacitor to AGND. Since the interstage conversion of the device depends on the repeatability of the rising and falling edges of the external clock, use a clock with low jitter and fast rise and fall times (<2ns). In particular, sampling occurs on the rising edge of the clock signal, requiring this edge to have the lowest possible jitter. Any significant aperture jitter would limit the SNR performance of the ADC according to the following relationship:

$$
\mathrm{SNR}_{\mathrm{dB}}=20 \times \log _{10}\left(\frac{1}{2 \pi \times f_{\mathrm{IN}} \times \mathrm{t}_{\mathrm{AJ}}}\right)
$$

where fin represents the analog input frequency, and tAJ is the aperture jitter.
Clock jitter is especially critical for high input frequency applications. The clock input should always be consid-
ered as an analog input and routed away from any analog or digital signal lines.
The MAX1422 clock input operates with a voltage threshold set to AVDD/2. Clock inputs must meet the specifications for high and low periods, as stated in the Electrical Characteristics.

Figure 4 shows a simplified model of the clock input circuit. This circuit consists of two 10k $\Omega$ resistors to bias the common-mode level of each input. This circuit may be used to AC-couple the system clock signal to the MAX1422 clock input.

## Output Enable ( $\overline{O E}$ ), Power-Down (PD) and Output Data (D0-D11)

With $\overline{\mathrm{OE}}$ high, the digital outputs enter a high-impedance state. If $\overline{\mathrm{OE}}$ is held low with PD high, the outputs are latched at the last value prior to the power-down.
All data outputs, D0 (LSB) through D11 (MSB), are TTL/CMOS logic compatible. There is a seven clockcycle latency between any particular sample and its valid output data. The output coding is in offset binary format (Table 1).
The capacitive load on the digital outputs D0 through D11 should be kept as low as possible ( $\leq 10 \mathrm{pF}$ ) to avoid large digital currents that could feed back into the ana-

## 12-Bit, 20Msps, 3.3V, Low-Power ADC with Internal Reference



Figure 4. Simplified Clock Input Circuit
log portion of the MAX1421, thereby degrading its dynamic performance. The use of digital buffers (e.g. 74LVCH16244) on the digital outputs of the ADCs can further isolate the digital outputs from heavy capacitive loads. To further improve the MAX1422 dynamic performance, add small $100 \Omega$ series resistors to the digital output paths, close to the ADC. Figure 5 displays the timing relationship between output enable and data output.

System Timing Requirements Figure 6 depicts the relationship between the clock input, analog input, and data output. The MAX1422 samples the analog input signal on the rising edge of CLK (falling edge of CLK). and output data is valid seven clock cycles (latency) later. Figure 6 also displays the relationship between the input clock parameters and the valid output data.

## Applications Information

Figure 7 depicts a typical application circuit containing a single-ended to differential converter. The internal reference provides an AVDD/2 output voltage for levelshifting purposes. The input is buffered and then split to a voltage follower and inverter. A lowpass filter at the input suppresses some of the wideband noise associated with high-speed op amps. Select the Riso and CIN values to optimize the filter performance and to suit a particular application. For the application in Figure 7, a RISO of $50 \Omega$ is placed before the capacitive load to prevent ringing and oscillation. The 22 pF CIN capacitor acts as a small bypassing capacitor.Connecting CIN from INN to INP may further improve dynamic performance.


Figure 5. Output Enable Timing
Table 1. MAX1422 Output Code For Differential Inputs
$\left.\begin{array}{|c|c|c|}\hline \begin{array}{c}\text { DIFFERENTIAL } \\ \text { INPUT } \\ \text { VOLTAGE }\end{array} & \begin{array}{c}\text { DIFFERENTIAL } \\ \text { INPUT }\end{array} & \text { OFFSET BINARY } \\ \hline \begin{array}{c}V_{\text {REF }} \times \\ 2047 / 2048\end{array} & \begin{array}{c}\text { +FULL SCALE } \\ \text { 1LSB }\end{array} & 111111111111 \\ \hline \begin{array}{c}V_{\text {REF }} \times \\ 2046 / 2048\end{array} & \begin{array}{c}\text { +FULL SCALE } \\ \text { 2LSB }\end{array} & 111111111110 \\ \hline V_{\text {REF }} \times 1 / 2048 & \text { +1 LSB } & 100000000001 \\ \hline 0 & \text { Bipolar Zero } & 100000000000 \\ \hline-V_{\text {REF }} \times 1 / 2048 & -1 \text { LSB } & 011111111111 \\ \hline \begin{array}{c}-V_{\text {REF }} \times \\ 2046 / 2048\end{array} & \text {-FULL SCALE } \\ +1 \text { LSB }\end{array}\right] 000000000001$
${ }^{*} V_{\text {REF }}=V_{\text {REFP }}-V_{\text {REF }}$

## Using Transformer Coupling

An RF transformer (Figure 8) provides an excellent solution to convert a single-ended signal to a fully differential signal, required by the MAX1422 for optimum performance. Connecting the center tap of the transformer to CML provides an AVDD/2 DC level shift to the input. Although a 1:1 transformer is shown, a 1:2 or 1:4 step-up transformer may be selected to reduce the drive requirements.
In general, the MAX1422 provides better SFDR and THD with fully differential input signals over singleended input signals, especially for very high input frequencies. In differential input mode, even-order harmonics are suppressed and each of the inputs requires only half the signal swing compared to singleended mode.

## 12-Bit, 20Msps, 3.3V, Low-Power ADC with Internal Reference



Figure 6. System and Output Timing Diagram

## Single-Ended, AC-Coupled Input Signal

 Figure 9 shows an AC-coupled, single-ended application, using a MAX4108 op amp. This configuration provides high-speed, high-bandwidth, low noise, and low distortion to maintain the integrity of the input signal.
## Grounding, Bypassing and Board Layout

The MAX1422 requires high-speed board layout design techniques. Locate all bypass capacitors as close to the device as possible, preferably on the same side of the board as the ADC, using surface-mount devices for minimum inductance. Bypass REFP, REFN, REFIN, and CML with a parallel network of $0.22 \mu \mathrm{~F}$ capacitors and 1 nF to AGND. AVDD should be bypassed with a similar network of a $10 \mu \mathrm{~F}$ bipolar capacitor in parallel with two ceramic capacitors of 1 nF and $0.1 \mu \mathrm{~F}$. Follow the same rules to bypass the digital supply DVDD to DGND. Multilayer boards with separate ground and power planes produce the highest level of signal integrity. Consider the use of a split ground plane arrangement to match the physical location of the analog ground (AGND) and the digital output driver ground (DGND) on the ADCs package. The two ground planes should be joined at a single point such that the noisy digital ground currents do not interfere with the analog ground plane. Alternatively, all ground pins could share the
same ground plane if the ground plane is sufficiently isolated from any noisy, digital systems ground plane (e.g., downstream output buffer DSP ground plane). Route high-speed digital signal traces away from sensitive analog traces, and remove digital ground and power planes from underneath digital outputs. Keep all signal lines short and free of 90 degree turns.

## Static Parameter Definitions

 Integral Nonlinearity (INL)Integral nonlinearity is the deviation of the values on an actual transfer function from a straight line. This straight-line can be either a best straight-line fit or a line drawn between the endpoints of the transfer function, once offset and gain errors have been nullified. The static linearity parameters for the MAX1422 are measured using the best straight-line fit method.

Differential Nonlinearity (DNL)
Differential nonlinearity is the difference between an actual step-width and the ideal value of 1LSB. A DNL error specification of less than 1LSB guarantees no missing codes.

Dynamic Parameter Definitions
Aperture Jitter
Figure 10 depicts the aperture $j$ itter ( $\mathrm{t}_{\mathrm{A}} \mathrm{J}$ ), which is the sample-to-sample variation in the aperture delay.

## 12-Bit, 20Msps, 3.3V, Low-Power ADC with Internal Reference



Figure 7. Typical Application Circuit for Single-Ended to Differential Conversion

## Aperture Delay

Aperture delay (tAD) is the time defined between the falling edge of the sampling clock and the instant when an actual sample is taken (Figure 10).

Signal-to-Noise Ratio (SNR)
For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical, minimum analog-to-digital noise is caused by quantization error only and results directly from the ADCs resoIution (N-Bits):

$$
\operatorname{SNR}_{(\mathrm{MAX})}=(6.02 \times \mathrm{N}+1.76) \mathrm{dB}
$$

In reality, there are other noise sources besides quantization noise e.g., thermal noise, reference noise, clock jitter, etc. SNR is computed by taking the ratio of the

RMS signal to the RMS noise, which includes all spectral components minus the fundamental, the first four harmonics, and the DC offset.

## Signal-to-Noise Plus Distortion (SINAD)

SINAD is computed by taking the ratio of the RMS signal to all spectral components minus the fundamental and the DC offset.

Effective Number of Bits (ENOB)
ENOB specifies the dynamic performance of an ADC at a specific input frequency and sampling rate. An ideal ADCs error consists of quantization noise only. ENOB is computed from:

$$
\mathrm{ENOB}=\frac{\text { SINAD-1.76 }}{6.02}
$$

## 12-Bit, 20Msps, 3.3V, Low-Power ADC with Internal Reference

Total Harmonic Distortion (THD)
THD is typically the ratio of the RMS sum of the first four harmonics of the input signal to the fundamental itself. This is expressed as:

$$
\left(T H D=20 \times \log _{10} \frac{\sqrt{V_{2}^{2}+V_{3}^{2}+V_{4}^{2}+V_{5}^{2}}}{V_{1}}\right)
$$

where $\mathrm{V}_{1}$ is the fundamental amplitude, and $\mathrm{V}_{2}$ through $\mathrm{V}_{5}$ are the amplitudes of the 2 nd- through 5th-order harmonics.


Figure 8. Using a Transformer for AC-Coupling


Figure 10. T/H Aperature Timing

Spurious-Free Dynamic Range (SFDR)
SFDR is the ratio expressed in decibels of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest spurious component, excluding DC offset.

Intermodulation Distortion (IMD)
The two-tone IMD is the ratio expressed in decibels of either input tone to the worst 3rd-order (or higher) intermodulation products. The individual input tone levels are at -6.5 dB full scale.


Figure 9. Single-Ended AC-Coupled Input

Functional Diagram


## 12-Bit, 20Msps, 3.3V, Low-Power ADC with <br> Internal Reference

Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Switching Voltage Regulators category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
FAN53610AUC33X FAN53611AUC123X FAN48610BUC33X FAN48610BUC45X FAN48617UC50X R3 430464BB KE177614
MAX809TTR NCV891234MW50R2G NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG NCP81109GMNTXG
SCY1751FCCT1G NCP81109JMNTXG AP3409ADNTR-G1 LTM8064IY LT8315EFE\#TRPBF NCV1077CSTBT3G XCL207A123CR-G
MPM54304GMN-0002 MPM54304GMN-0003 XDPE132G5CG000XUMA1 DA9121-B0V76 LTC3644IY\#PBF MP8757GL-P
MIC23356YFT-TR LD8116CGL HG2269M/TR OB2269 XD3526 U6215A U6215B U6620S LTC3803ES6\#TR LTC3803ES6\#TRM
LTC3412IFE LT1425IS MAX25203BATJA/VY+ MAX77874CEWM + XC9236D08CER-G ISL95338IRTZ MP3416GJ-P BD9S201NUX-
CE2 MP5461GC-Z MPQ4415AGQB-Z MPQ4590GS-Z MCP1603-330IMC MCP1642B-18IMC

