

# MAX16914/MAX16915

# Ideal Diode, Reverse-Battery, and Overvoltage Protection Switch/Limiter Controllers with External MOSFETs

## General Description

The MAX16914/MAX16915 low-quiescent-current overvoltage and reverse-battery protection controllers are designed for automotive and industrial systems that must tolerate high-voltage transient and fault conditions. These conditions include load dumps, voltage dips, and reversed input voltages. The controllers monitor the input voltage on the supply line and control two external pFETs to isolate the load from the fault condition. The external pFETs are turned on when the input supply exceeds 4.5V and stay on up to the programmed overvoltage threshold. During high-voltage fault conditions, the controllers regulate the output voltage to the set upper threshold voltage (MAX16915), or switch to high resistance (MAX16914) for the duration of the overvoltage transient to prevent damage to the downstream circuitry. The overvoltage event is indicated through an active-low, open-drain output,  $\overline{OV}$ .

The reverse-battery pFET behaves as an ideal diode, minimizing the voltage drop when forward biased. Under reverse bias conditions, the pFET is turned off, preventing a downstream tank capacitor from being discharged into the source.


Shutdown control turns off the IC completely, disconnecting the input from the output and disconnecting TERM from its external resistor-divider to reduce the quiescent current to a minimum.

Both devices are available in a 10-pin  $\mu$ MAX<sup>®</sup> package and operate over the automotive -40°C to +125°C temperature range.

## Applications

Industrial

## Pin Configuration




$\mu$ MAX is a registered trademark of Maxim Integrated Products, Inc.

## Benefits and Features

- Architecture Replaces Protection Diodes Reducing the Forward Voltage, Allowing Operation During Cold-Crank Conditions
  - Transient Voltage Protection Up to +44V and -75V
  - Low-Voltage Drop when Used with Properly Sized External pFETs
  - 4.5V to 19V Input-Voltage Operation
- Ideal Diode Reverse-Battery Protection Supports Down to -75V to Protect System During Negative-Voltage Transients
  - Back-Charge Prevention Avoids Discharging Downstream Tank Capacitance
- Overvoltage Protection Enables System to Survive Up to a +44V Load Dump
  - Overvoltage Indicator
  - Thermal-Overload Protection
- Low Operating Current Meets Stringent Module Specifications While Maintaining System Protection
  - 29 $\mu$ A Low Operating Current
  - 6 $\mu$ A Low Shutdown Current

Ordering Information appears at end of data sheet.

## Typical Operating Circuit



**Absolute Maximum Ratings**

V<sub>CC</sub>, SENSE OUT, TERM,  $\overline{\text{SHDN}}$ ,  $\overline{\text{OV}}$  to GND for  $\leq 400\text{ms}$  ..... -0.3V to +44V  
 V<sub>CC</sub>, SENSE OUT, TERM,  $\overline{\text{SHDN}}$ ,  $\overline{\text{OV}}$  to GND for  $\leq 90\text{s}$  ..... -0.3V to +28V  
 V<sub>CC</sub>, SENSE OUT, TERM,  $\overline{\text{SHDN}}$ ,  $\overline{\text{OV}}$  to GND ..... -0.3V to +20V  
 SENSE IN to GND for  $\leq 2\text{ms}$  ..... -75V to +44V  
 SENSE IN to GND for  $\leq 90\text{s}$  ..... -18V to +44V  
 SENSE IN to GND ..... -0.3V to +20V  
 GATE1, GATE2 to V<sub>CC</sub> ..... -16V to +0.3V

GATE1, GATE2 to GND ..... -0.3V to (V<sub>CC</sub> + 0.3V)  
 SET to GND ..... -0.3V to +8V  
 Continuous Power Dissipation (T<sub>A</sub> = +70°C)  
 10-Pin  $\mu\text{MAX}$  (derate 8.8mW/°C above T<sub>A</sub> = +70°C)  
 (Note 1) ..... 707mW  
 Operating Temperature Range ..... -40°C to +125°C  
 Junction Temperature ..... +150°C  
 Storage Temperature Range ..... -65°C to +150°C  
 Lead Temperature (soldering, 10s) ..... +300°C

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to [www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial).

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Electrical Characteristics**

(V<sub>CC</sub> = 14V, C<sub>GATE1</sub> = 32nF, C<sub>GATE2</sub> = 32nF,  $\overline{\text{SHDN}}$  = high, T<sub>A</sub> = -40°C to +125°C, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Voltage Range	V <sub>CC</sub>	(Note 3)	4.5		19	V
Shutdown Supply Current (I <sub>SENSE IN</sub> + I <sub>SENSE OUT</sub> + I $\overline{\text{OV}}$ + I $\overline{\text{SHDN}}$ + I <sub>VCC</sub> )	I $\overline{\text{SHDN}}$	$\overline{\text{SHDN}}$ = low, V <sub>SENSE OUT</sub> = 0V, V <sub>TERM</sub> = 0V	T <sub>A</sub> = +25°C	6.0	12	$\mu\text{A}$
			T <sub>A</sub> = +85°C (Note 3)	6.1	12	
			T <sub>A</sub> = +125°C (Note 3)	6.2	12	
Quiescent Supply Current (I <sub>SENSE IN</sub> + I <sub>SENSE OUT</sub> + I $\overline{\text{OV}}$ + I $\overline{\text{SHDN}}$ + I <sub>VCC</sub> )	I <sub>Q</sub>	$\overline{\text{SHDN}}$ = high	T <sub>A</sub> = +25°C	29	53	$\mu\text{A}$
			T <sub>A</sub> = +85°C (Note 3)	30	55	
			T <sub>A</sub> = +125°C (Note 3)	31	57	
V <sub>CC</sub> Undervoltage Lockout	V <sub>UVLO</sub>	V <sub>CC</sub> rising, V <sub>SET</sub> = 1V, $\overline{\text{SHDN}}$ = high	4.06		4.35	V
V <sub>CC</sub> Undervoltage-Lockout Hysteresis				8		%
SET Threshold Voltage	V <sub>SETTH</sub>	V <sub>SET</sub> rising	-3%	+1.20	+3%	V
SET Threshold Voltage Hysteresis	V <sub>SETHY</sub>			4		%
SET Input Current	I <sub>SET</sub>	V <sub>SET</sub> = 1V		0.02	0.2	$\mu\text{A}$
$\overline{\text{SHDN}}$ Low Threshold	V $\overline{\text{SHDNL}}$				0.4	V
$\overline{\text{SHDN}}$ High Threshold	V $\overline{\text{SHDNH}}$		1.4			V
$\overline{\text{SHDN}}$ Pulldown Current	I $\overline{\text{SHDN}}$	V $\overline{\text{SHDN}}$ = 14V, internally pulled to GND		0.5	1.0	$\mu\text{A}$
V <sub>CC</sub> to GATE Output Low Voltage	V <sub>GVCC1</sub>	V <sub>CC</sub> = 14V	6.25	7.5	8.5	V
V <sub>CC</sub> to GATE Clamp Voltage	V <sub>GVCC2</sub>	V <sub>CC</sub> = 42V			14	V

**Electrical Characteristics (continued)**

( $V_{CC} = 14V$ ,  $C_{GATE1} = 32nF$ ,  $C_{GATE2} = 32nF$ ,  $\overline{SHDN} = \text{high}$ ,  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ , unless otherwise noted. Typical values are at  $T_A = +25^\circ\text{C}$ .) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
TERM On-Resistance	R <sub>TERM</sub>	$\overline{SHDN} = \text{high}$		150	500	$\Omega$
TERM Output Current	I <sub>TERM</sub>	$\overline{SHDN} = \text{low}$ , $V_{\text{TERM}} = 0V$			1.0	$\mu\text{A}$
Back-Charge Voltage Fault Threshold	V <sub>BCTH</sub>	$V_{\text{SENSE OUT}} = 14V$ (Note 4)	18	25	32	mV
Back-Charge Voltage Threshold Hysteresis	V <sub>BCHY</sub>	$V_{\text{SENSE OUT}} = 14V$		50		mV
Back-Charge Turn-Off Time (GATE1)	t <sub>BC</sub>	$V_{CC} = 9.5V$ , $V_{\text{SENSE IN}} = 9V$ , $V_{\text{SENSE OUT}}$ stepped from 4.9V to 9.5V (Note 5)		6	10	$\mu\text{s}$
Back-Charge Recovery Time (GATE1)	t <sub>BCREC</sub>	$V_{CC} = 9.5V$ , $V_{\text{SENSE IN}} = 9V$ , $V_{\text{SENSE OUT}}$ stepped from 9.5V to 4.9V (Note 6)		18	30	$\mu\text{s}$
GATE2 Turn-Off Time		$V_{CC} = 9.5V$ , $V_{\text{SET}}$ rising from 1V to 1.5V (Note 7)		3		$\mu\text{s}$
GATE2 Turn-On Time		$V_{CC} = 9.5V$ , $V_{\text{SET}}$ falling from 1.5V to 1V (Note 8)		20		$\mu\text{s}$
Startup Response Time ( $\overline{VSHDN}$ Rising)	t <sub>START1</sub>	$V_{CC} = 9.5V$ , from $\overline{VSHDN}$ rising to $V_{\text{GATE}_-}$ falling (Note 9)		100		$\mu\text{s}$
Startup Response Time (V <sub>CC</sub> Rising)	t <sub>START2</sub>	$V_{CC}$ rising from 2V to 4.5V, $\overline{SHDN} =$ high (Note 10)		0.150		ms
Reverse-Battery Voltage Turn-Off Time/UVLO Turn-Off Time	t <sub>REVERSE</sub>	$V_{CC}$ and $V_{\text{SENSE IN}}$ falling from 4.25V to 3.25V, $V_{\text{SENSE OUT}} = 4.25V$ (Note 11)			30	$\mu\text{s}$
Thermal-Shutdown Temperature				+170		$^\circ\text{C}$
Thermal-Shutdown Hysteresis				20		$^\circ\text{C}$
$\overline{OV}$ Output Low Voltage	V <sub>OVBL</sub>	$I_{\text{SINK}} = 600\mu\text{A}$			0.4	V
$\overline{OV}$ Open-Drain Leakage Current	I <sub>OVB</sub>	$V_{\text{SET}} = 1.0V$			1.0	$\mu\text{A}$
SENSE IN Input Current	I <sub>SENSE IN</sub>	$\overline{VSHDN} = 0/14V$		1	5	$\mu\text{A}$
SENSE OUT Input Current	I <sub>SENSE OUT</sub>	$\overline{VSHDN} = 0/14V$		2	5	$\mu\text{A}$
SET to $\overline{OV}$ Output Low Propagation Delay	t <sub>OVBPD</sub>	$V_{CC} = 9.5V$ , $V_{\text{SET}}$ rising from 1V to 1.5V to $\overline{OV}$ falling		3		$\mu\text{s}$

**Note 2:** All parameters are production tested at  $T_A = +25^\circ\text{C}$ . Limits over the operating temperature range are guaranteed by design and characterization.

**Note 3:** Guaranteed by design and characterization.

**Note 4:** The back-charge voltage,  $V_{BC}$ , is defined as the voltage at SENSE OUT minus the voltage at SENSE IN.

**Note 5:** Defined as the time from when  $V_{BC}$  exceeds  $V_{BCTH}$  (25mV typ) to when  $V_{\text{GATE1}}$  exceeds  $V_{CC} - 3.5V$ .

**Note 6:** Defined as the time from when  $V_{BC}$  falls below  $V_{BCTH} - 50\text{mV}$  to when  $V_{\text{GATE1}}$  falls below  $V_{CC} - 3.5V$ .

**Note 7:** Defined as the time from when  $V_{\text{SET}}$  exceeds  $V_{\text{SETTH}}$  (1.20V typ) to when  $V_{\text{GATE2}}$  exceeds  $V_{CC} - 3.5V$ .

**Note 8:** Defined as the time from when  $V_{\text{SET}}$  falls below  $V_{\text{SETTH}} - 5\%$  (1.14V typ) to when  $V_{\text{GATE2}}$  falls below  $V_{CC} - 3.5V$ .










**Note 9:** The external pFETs can turn on t<sub>START</sub> after the IC is powered up and all input conditions are valid.

**Note 10:** Defined as the time from when  $V_{CC}$  exceeds the undervoltage-lockout threshold (4.3V max) to when  $V_{\text{GATE1}}$  and  $V_{\text{GATE2}}$  fall below 1V.

**Note 11:** Defined as the time from when  $V_{CC}$  falls below  $V_{\text{SENSE OUT}} - 25\text{mV}$  to when  $V_{\text{GATE1}}$  reaches  $V_{CC} - 1.75V$ .


Typical Operating Characteristics

(V<sub>CC</sub> = 14V, V<sub>SHDN</sub> = 14V, MAX16914/MAX16915 Evaluation Kit, T<sub>A</sub> = +25°C, unless otherwise noted.)



Typical Operating Characteristics (continued)


(VCC = 14V, VSHDN = 14V, MAX16914/MAX16915 Evaluation Kit, TA = +25°C, unless otherwise noted.)



Pin Description

PIN	NAME	FUNCTION
1	VCC	Positive Supply Input Voltage. Bypass VCC to GND with a 0.1µF or greater ceramic capacitor.
2	GATE1	Gate-Driver Output. Connect GATE1 to the gate of an external p-channel FET pass switch to provide low drain-to-source voltage drop, reverse voltage protection, and back-charge prevention.
3	SENSE IN	Differential Voltage Sense Input (Input Side of IC). Used with SENSE OUT to provide back-charge prevention when the SENSE IN voltage falls below the SENSE OUT voltage by 25mV.
4	SHDN	Active-Low Shutdown/Wake Input. Drive SHDN high to turn on the voltage detectors. GATE2 is shorted to VCC when SHDN is low. SHDN is internally pulled to GND through a 0.5µA current sink. Connect SHDN to VCC for always-on operation.
5	OV	Open-Drain Overvoltage Indicator Output. Connect a pullup resistor from OV to a positive supply such as VCC. OV is pulled low when the voltage at SET exceeds the internal threshold.
6	GND	Ground
7	SET	Controller Overvoltage Threshold Programming Input. Connect SET to the center of an external resistive divider network between TERM and GND to adjust the desired overvoltage switch-off or limiter threshold.
8	TERM	Voltage-Divider Termination Output. TERM is internally connected to SENSE OUT in the MAX16915 and to VCC in the MAX16914. TERM is high impedance when SHDN is low, forcing the current to zero in the resistor-divider connected to TERM.
9	SENSE OUT	Differential Voltage Sense Input (Output Side Of IC). Used with SENSE IN to provide back-charge prevention when the SENSE IN voltage falls below the SENSE OUT voltage by 25mV.
10	GATE2	Gate-Driver Output. Connect GATE2 to the gate of an external p-channel FET pass switch. GATE2 is driven low during normal operation and quickly regulated or shorted to VCC during an overvoltage condition. GATE2 is shorted to VCC when SHDN is low.

Functional Diagram



Detailed Description

The MAX16914/MAX16915 are ultra-small, low-quiescent, high load-current, overvoltage-protection circuits for automotive or industrial applications. These devices monitor the input and output voltages and control two p-channel MOSFETs to protect downstream loads from reverse-battery, overvoltage, and high-voltage transient conditions and prevent downstream tank capacitors from discharging into the source (back-charging).

One MOSFET (P1) eliminates the need for external diodes, thus minimizing the input voltage drop and provides back-charge and reverse-battery protection. The second MOSFET (P2) isolates the load or regulates the output voltage during an overvoltage condition. These ICs allow system designers to size the external p-channel MOSFET to their load current, voltage drop, and board size.

Overvoltage Switch-Off Controller (MAX16914)

In the MAX16914, the input voltage is monitored (TERM is internally shorted to VCC—see the *Functional Diagram*) making the device an overvoltage switch-off controller. As the VCC voltage rises, and the programmed overvoltage threshold is tripped, the internal fast comparator turns off the external p-channel MOSFET (P2), pulling GATE2 to VCC to disconnect the power source from the load. When the monitored voltage goes below the adjusted overvoltage threshold, the MAX16914 enhances GATE2, reconnecting the load to the power source.

### Overvoltage Limiter Controller (MAX16915)

In the MAX16915, TERM is internally connected to SENSE OUT (see the *Functional Diagram*) allowing the IC to operate in voltage-limiter mode.

During normal operation, GATE2 is pulled low to fully enhance the MOSFET. The external MOSFET's drain voltage is monitored through a resistor-divider between TERM, SET, and GND. When the output voltage rises above the adjusted overvoltage threshold, an internal comparator pulls GATE2 to VCC turning off P2. When the monitored voltage goes below the overvoltage threshold (-4% hysteresis), the p-channel MOSFET (P2) is turned on again. During a continuous overvoltage condition, MOSFET (P2) cycles on and off (between the overvoltage threshold and the hysteresis), generating a sawtooth waveform with a frequency dependent on the load capacitance and load current. This process continues to keep the voltage at the output regulated to within approximately a 4% window. The output voltage is regulated during the overvoltage transients and MOSFET (P2) continues to conduct during the overvoltage event, operating in switched-linear mode.

Caution must be exercised when operating the MAX16915 in voltage-limiting mode for long durations due to the MOSFET's power-dissipation consideration (see the *MOSFET Selection* section).

### Shutdown

The MAX16914/MAX16915 feature an active-low shutdown input ( $\overline{\text{SHDN}}$ ). Drive  $\overline{\text{SHDN}}$  low to switch off FET (P2), disconnecting the input from the output, thus placing the IC in low-quiescent-current mode. Reverse-battery protection is still maintained.

### Reverse-Battery Protection

The MAX16914/MAX16915 feature reverse-battery protection to prevent damage to the downstream circuitry caused by battery reversal or negative transients. The reverse-battery protection blocks the flow of current into the downstream load and allows the circuit designer to remove series-protection diodes.

### Back-Charge Switch-Off

The MAX16914/MAX16915 monitor the input-to-output differential voltage between SENSE IN and SENSE OUT. It turns off the external FET (P1) when  $(V_{\text{SENSE OUT}} - V_{\text{SENSE IN}}) > 25\text{mV}$  (see Figure 1) to prevent discharging of a downstream tank capacitor into the battery supply during an input voltage drop, such as a cold-crank condition or during a superimposed sinusoidal voltage on top of the supply voltage. It turns on the FET (P1) again if the back-charge voltage threshold hysteresis of 50mV is satisfied.




Figure 1. Back-Charge Turn-Off Time

### Overvoltage Indicator Output ( $\overline{OV}$ )

The MAX16914/MAX16915 include an active-low, open-drain overvoltage-indicator output ( $\overline{OV}$ ). For the MAX16914,  $\overline{OV}$  asserts low when  $V_{CC}$  exceeds the programmed overvoltage threshold.  $\overline{OV}$  deasserts when the overvoltage condition is over.

For the MAX16915,  $\overline{OV}$  asserts if  $V_{OUT}$  exceeds the programmed overvoltage threshold.  $\overline{OV}$  deasserts when  $V_{OUT}$  drops 4% (typ) below the overvoltage threshold level. If the overvoltage condition continues,  $\overline{OV}$  may toggle with the same frequency as the overvoltage limiter FET (P2). If the P2 device is turned on for a very short period (less than  $t_{OVBDP}$ ), the  $\overline{OV}$  pin may not toggle. To obtain a logic-level output, connect a 45k $\Omega$  pullup resistor from  $\overline{OV}$  to a system voltage less than 44V. A capacitor connected from  $\overline{OV}$  to GND helps extend the time that the logic level remains low.

## Applications Information

### Load Dump

Most automotive applications run off a multicell “12V” lead-acid battery with a nominal voltage that swings between 9V and 16V (depending on load current, charging status, temperature, battery age, etc.). The battery voltage is distributed throughout the automobile and is locally regulated down to voltages required by the different system modules. Load dump occurs when the alternator is charging the battery and the battery becomes disconnected. The alternator voltage regulator is temporarily driven out of control. Power from the alternator flows into the distributed power system and elevates the voltage seen at each module. The voltage spikes have rise times typically greater than 5ms and decays within several hundred milliseconds but can extend out to 1s or more depending on the characteristics of the charging system. These transients are capable of destroying sensitive electronic equipment on the first “fault event.”

### Setting Overvoltage Thresholds

TERM and SET provide an accurate means to set the overvoltage level for the MAX16914/MAX16915. Use a resistive divider to set the desired overvoltage condition (see the *Typical Operating Circuit*).  $V_{SET}$  has a rising 1.20V threshold with a 4% falling hysteresis. Begin by selecting the total end-to-end resistance:

$$R_{TOTAL} = R1 + R2$$

For high accuracy, choose  $R_{TOTAL}$  to yield a total current equivalent to a minimum  $100 \times I_{SET}$  where  $I_{SET}$  is the input bias current at SET.

For example:

With an overvoltage threshold ( $V_{OV}$ ) set to 20V,  $R_{TOTAL} < 20V / (100 \times I_{SET})$ , where  $I_{SET} = 1\mu A$  (max).

$$R_{TOTAL} < 200k\Omega$$

Use the following formula to calculate R2:

$$R2 = (V_{TH} \times R_{TOTAL}) / V_{OV}$$

where  $V_{TH}$  is the 1.20V SET rising threshold and  $V_{OV}$  is the desired overvoltage threshold.

Then,  $R2 = 12.0k\Omega$ .

Use the nearest standard-value resistor lower than the calculated value. A lower value for total resistance dissipates more power but provides slightly better accuracy.

To determine R1:

$$R_{TOTAL} = R2 + R1$$

Then,  $R1 = 188k\Omega$ .

Use the nearest standard-value resistor lower than the calculated value. A lower value for total resistance dissipates more power but provides slightly better accuracy.

## MOSFET Selection

### Output p-Channel MOSFET (P2)

Select the external output MOSFET according to the application current level. The MOSFET's on-resistance ( $R_{DS(ON)}$ ) should be chosen low enough to have a minimum voltage drop at full load to limit the MOSFET power dissipation. Determine the device power rating to accommodate an overvoltage fault when operating the MAX16915 in overvoltage-limiting mode. During normal operation for either IC, the external MOSFET dissipates little power. The power dissipated in the MOSFET during normal operation is:

$$P_{NORM} = I_{LOAD}^2 \times R_{DS(ON)}$$

where  $P_{NORM}$  is the power dissipated in the MOSFET in normal operation,  $I_{LOAD}$  is the output load current, and  $R_{DS(ON)}$  is the drain-to-source resistance of the MOSFET. Worst-case power dissipation in the output MOSFET occurs during a prolonged overvoltage event when operating the MAX16915 in voltage-limiting mode. The power dissipated across the MOSFET is as follows:

$$P_{OVLO} = V_{DS} \times I_{LOAD}$$

where  $P_{OVLO}$  is the power dissipated in the MOSFET in overvoltage-limiting operation,  $V_{DS}$  is the voltage across the MOSFET's drain and source, and  $I_{LOAD}$  is the load current.



**Reverse-Polarity Protection MOSFET (P1)**

Most battery-powered applications must include reverse-voltage protection. Many times this is implemented with a diode in series with the battery. The disadvantage in using a diode is the forward-voltage drop of the diode, which reduces the operating voltage available to downstream circuits ( $V_{LOAD} = V_{BATTERY} - V_{DIODE}$ ).

The MAX16914/MAX16915 include high-voltage GATE1 drive circuitry allowing users to replace the high-voltage drop series diode with a low-voltage-drop MOSFET device (as shown in the *Typical Operating Circuit*). The forward-voltage drop is reduced to  $I_{LOAD} \times R_{DS(ON)}$  of P1. With a suitably chosen MOSFET, the voltage drop can be reduced to millivolts.

In normal operating mode, internal GATE1 output circuitry enhances P1. The constant enhancement ensures P1 operates in a low  $R_{DS(ON)}$  mode, but the gate-source junction is not overstressed during high battery-voltage applications or transients (many MOSFET devices specify a  $\pm 20V$   $V_{GS}$  absolute maximum). As  $V_{CC}$  drops below

10V, GATE1 is limited to GND, reducing P1  $V_{GS}$  to  $V_{CC}$ . In normal operation, the P1 power dissipation is very low:

$$P1 = I_{LOAD}^2 \times R_{DS(ON)}$$

During reverse-battery conditions, GATE1 is limited to GND and the P1 gate-source junction is reverse biased. P1 is turned off and neither the MAX16914/MAX16915 nor the load circuitry is exposed to the reverse-battery voltage. Care should be taken to place P1 (and its internal drain-to-source diode) in the correct orientation for proper reverse-battery operation.

**Thermal Shutdown**

The MAX16914/MAX16915 thermal-shutdown feature turns off both MOSFETs if the IC junction temperature exceeds the maximum allowable thermal dissipation. When the junction temperature exceeds  $T_J = +170^\circ C$ , the thermal sensor signals the shutdown logic, turning off both GATE1 and GATE2 outputs and allowing the device to cool. The thermal sensor turns GATE1 and GATE2 on again after the IC's junction temperature cools by  $20^\circ C$ . For continuous operation, do not exceed the absolute maximum junction-temperature rating of  $T_J = +150^\circ C$ .

**Chip Information**

PROCESS: BiCMOS

**Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX16914AUB+	-40°C to +125°C	10 $\mu$ MAX
MAX16915AUB+	-40°C to +125°C	10 $\mu$ MAX

+Denotes a lead(Pb)-free/RoHS-compliant package.

**Package Information**

For the latest package outline information and land patterns (footprints), go to [www.maximintegrated.com/packages](http://www.maximintegrated.com/packages). Note that "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
10 $\mu$ MAX	U10+2	<a href="#">21-0061</a>	<a href="#">90-0330</a>

## Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	9/09	Initial release	—
1	4/13	Added commercial-grade OPNs to <i>Ordering Information</i>	1
2	10/14	Removed automotive reference from <i>Applications</i> and <i>N</i> OPNs from <i>Ordering Information</i>	1
3	2/15	Updated the <i>Benefits and Features</i> section	1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at [www.maximintegrated.com](http://www.maximintegrated.com).

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for [Supervisory Circuits](#) category:*

*Click to view products by [Maxim](#) manufacturer:*

Other Similar products are found below :

[CAT1161LI-25-G](#) [CAT853STBI-T3](#) [CAT1026LI-30-G](#) [CAT1320LI-25-G](#) [TC54VN2402EMB713](#) [MCP1316T-44NE/OT](#) [MCP1316MT-45GE/OT](#) [MCP1316MT-23LI/OT](#) [MAX8997EWW+](#) [MAX6725AKASYD3-LF-T](#) [DS1232L](#) [NCV302HSN45T1G](#) [PT7M6130NLTA3EX](#) [PT7M7811STBEX-2017](#) [S-1000N28-I4T1U](#) [CAT1161LI-28-G](#) [MCP1321T-29AE/OT](#) [MCP1319MT-47QE/OT](#) [S-1000N23-I4T1U](#) [S-1000N19-I4T1U](#) [CAT824UTDI-GT3](#) [TC54VC2502ECB713](#) [PT7M6133NLTA3EX](#) [PT7M6127NLTA3EX](#) [AP0809ES3-r](#) [HG811RM4/TR](#) [MD7030C](#) [MD7033C](#) [MD7019](#) [MD7020](#) [MD7021](#) [MD7023](#) [MD7024](#) [MD7027](#) [MD7030](#) [MD7033](#) [MD7035](#) [MD7036](#) [MD7039](#) [MD7040](#) [MD7044](#) [MD7050](#) [MD7015](#) [MD7022](#) [MD7028](#) [MD7031](#) [MD7042](#) [MD7043](#) [MD7047](#) [MD7060](#)