# 36V, 1MHz Step-Down Controller with Low Operating Current 

## General Description

The MAX16955 is a current-mode, synchronous PWM step-down controller designed to operate with input voltages from 3.5 V to 36 V while using only $50 \mu \mathrm{~A}$ of quiescent current at no load. The switching frequency is adjustable from 220 kHz to 1 MHz by an external resistor and can be synchronized to an external clock up to 1.1 MHz . The MAX16955 output voltage is pin programmable to be either 5V fixed, or adjustable from 1 V to 10 V . The wide input voltage range, along with its ability to operate in dropout during undervoltage transients, makes it ideal for automotive and industrial applications.
The MAX16955 operates in fixed-frequency PWM mode and low quiescent current skip mode. It features an enable logic input, which is compatible up to 42 V to disable the device and reduce its shutdown current to $10 \mu \mathrm{~A}$. Protection features include overcurrent limit, overvoltage, undervoltage, and thermal shutdown with automatic recovery. The device also features a powergood monitor to ease power-supply sequencing.
The MAX16955 is available in a thermally enhanced 16pin TSSOP package with exposed pad and is specified for operation over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ automotive temperature range.

Applications
Automotive
Industrial
Military
Point of Load
Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :---: |
| MAX16955AUE + | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 TSSOP-EP* |
| MAX16955AUE $/ \mathrm{N}+$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 TSSOP-EP* |

/V denotes an automotive qualified part.
+Denotes a lead(Pb)-free/RoHS-compliant package.
*EP = Exposed pad.

- Wide 3.5 V to 36 V Input Voltage Range
- 42V Input Transient Tolerance
- High Duty Cycle During UndervoItage Transients
- 220 kHz to 1 MHz Adjustable Switching Frequency
- Current-Mode Control Architecture
- Adjustable (1V to 10V) Output Voltage with $\pm 2 \%$ Accuracy
- Three Operating Modes 50 A A Ultra-Low Quiescent Current Skip Mode Forced Fixed-Frequency Mode External Frequency Synchronization
- Lowest BOM Count, Current-Mode Control Architecture
- Power-Good Output
- Enable Input Compatible from 3.3V Logic Level to 42 V
- Current-Limit, Thermal Shutdown, and Overvoltage Protection
- $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Automotive Temperature Range
- Automotive Qualified

Typical Operating Circuit


## MAX16955

## 36V, 1 MHz Step-Down Controller with Low Operating Current

## ABSOLUTE MAXIMUM RATINGS

| S | -0.3V to +42V |
| :---: | :---: |
| LX to PGND | -1 V to +42 V |
| BST to LX | -0.3V to +6V |
| BIAS, FB, PGOOD, FSYNC to SGND | -0.3 V to +6V |
| DH to LX | -0.3V to +6V |
| DL to PGND | .-0.3V to (VBIAS + 0.3V) |
| FOSC to SGND | .-0.3V to (VBIAS + 0.3V) |
| CS and OUT to SGN | .....-0.3V to +11V |
| As per JEDEC51 standard (multila |  |


|  |  |
| :---: | :---: |
| Continuous Power Dissipation ( $\left.\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)$ |  |
| TSSOP (derate $26.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ | , |
| Operating Temperature Range | $40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Junction Temperature | $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Ran | $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) | $+300^{\circ} \mathrm{C}$ |
| dering Temperature (ref | $+260^{\circ}$ |

As per JEDEC51 standard (multilayer board).
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## PACKAGE THERMAL CHARACTERISTICS (Note 1)

TSSOP
Junction-to-Ambient Thermal Resistance ( $\theta \mathrm{JA}$ ) ......... $38.3^{\circ} \mathrm{C} / \mathrm{W}$
Junction-to-Case Thermal Resistance ( $\theta_{\mathrm{Jc}}$ ) $\qquad$ $.3^{\circ} \mathrm{C} / \mathrm{W}$

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

## ELECTRICAL CHARACTERISTICS

$\left(V_{S U P}=V_{E N}=14 \mathrm{~V}, C_{I N}=10 \mu \mathrm{~F}, C_{\text {COUT }}=94 \mu \mathrm{~F}, \mathrm{C}_{\text {BIAS }}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\text {BST }}=0.1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{FOSC}}=76.8 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{TA}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUP Input Voltage Range | VSUP | (Note 3) | 3.5 |  | 36 | V |
| SUP Operating Supply Current | ISUP | Fixed 5V output, fixed-frequency, PWM mode, $\mathrm{V}_{\text {FB }}=\mathrm{V}_{\mathrm{BI}} \mathrm{AS}$, no external FETs connected |  | 1 |  | mA |
| Skip Mode Supply Current | ISKIP | No load, fixed 5V output |  | 50 | 90 | $\mu \mathrm{A}$ |
| SUP Shutdown Supply Current | ISHDN,SUP | $\mathrm{V}_{\text {EN }}=0 \mathrm{~V}$ |  | 10 | 20 | $\mu \mathrm{A}$ |
| BIAS Voltage | VBIAS | $\mathrm{V}_{\text {SUP }}=3.5 \mathrm{~V}, \mathrm{I}_{\text {BIAS }}=45 \mathrm{~mA}$ |  | 3.0 |  | V |
|  |  | 6 V < V SUP < 36V | 4.7 | 5.0 | 5.3 |  |
| BIAS Undervoltage Lockout | VUVBIAS | $V_{\text {BIAS }}$ rising |  | 3.1 | 3.4 | V |
| BIAS Undervoltage Lockout Hysteresis |  | VBIAS falling |  | 200 |  | mV |
| BIAS Minimum Load | IBIAS(MIN) | VSUP - VBIAS $>200 \mathrm{mV}$ |  | 45 |  | mA |
| OUTPUT VOLTAGE (OUT) |  |  |  |  |  |  |
| Output Voltage Adjustable Range |  |  | 1.0 |  | 10 | V |
| OUT Pulldown Resistance | RPULL_D | $V_{\text {EN }}=0 \mathrm{~V}$ or fault condition active |  | 30 |  | $\Omega$ |
| Output Voltage (5V Fixed Mode) | Vout | $V_{S U P}=6 \mathrm{~V}$ to $36 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=\mathrm{V}_{\text {BIAS }}$, fixedfrequency mode (Note 4) | 4.925 | 5.0 | 5.075 | V |
| FB Feedback Voltage (Adjustable Mode) | $V_{\text {FB }}$ | $V_{\text {SUP }}=6 \mathrm{~V}$ to $36 \mathrm{~V}, \mathrm{OV}<\left(\mathrm{V}_{\text {CS }}-\mathrm{V}_{\text {OUT }}\right)$ <br> $<80 \mathrm{mV}$, fixed-frequency mode | 0.99 | 1.0 | 1.01 | V |
| FB Current | IfB | $\mathrm{V}_{\mathrm{FB}}=1.0 \mathrm{~V}$ |  | 0.02 |  | $\mu \mathrm{A}$ |

## 36V, 1MHz Step-Down Controller with Low Operating Current

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{S U P}=V_{E N}=14 \mathrm{~V}, C_{I N}=10 \mu F, C_{\text {OUT }}=94 \mu F, C_{B I A S}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\text {BST }}=0.1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{FOSC}}=76.8 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FB Line Regulation |  | $V_{\text {EN }}=\mathrm{V}_{\text {SUP }}$, 6V < V ${ }_{\text {SUP }}<36 \mathrm{~V}$ (Note 4) |  | 0.02 |  | \%N |
| Transconductance (from FB to COMP) | gm,EA |  |  | 1200 |  | $\mu \mathrm{S}$ |
| Error-Amplifier Output Impedance | Rout, EA |  |  | 30 |  | $\mathrm{M} \Omega$ |
| Operating Frequency | fsw | RFOSC $=76.8 \mathrm{k} \Omega$ | 360 | 400 | 440 | kHz |
|  |  | RFOSC $=30.1 \mathrm{k} \Omega$ |  | 1000 |  |  |
| Minimum On-Time | ton(MIN) |  |  | 80 |  | ns |
| Maximum FSYNC Frequency | $\mathrm{fFSSYNC}^{\text {(MAX) }}$ |  |  | 1100 |  | kHz |
| Minimum FSYNC Frequency | $\mathrm{f}_{\text {FSYMC(MIN }}$ | $\mathrm{f}_{\mathrm{FSYNC}}>110 \%$ of internal frequency (20\% duty cycle), fsw $=220 \mathrm{kHz}$ |  | 242 |  | kHz |
| FSYNC Switching Threshold High | $\mathrm{V}_{\text {FSYNC, }}$ HI |  | 1.4 |  |  | V |
| FSYNC Switching Threshold Low | VFSYNC,LO |  |  |  | 0.4 | V |
| FSYNC Internal Pulldown Resistance |  |  |  | 1 |  | $\mathrm{M} \Omega$ |
| CURRENT LIMIT |  |  |  |  |  |  |
| CS Input Current | ICs | $\mathrm{V}_{\text {CS }}=\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {BIAS }}$ (Note 4) | -1 |  | +1 | $\mu \mathrm{A}$ |
| Output Input Current | Iout | During normal operation |  | 22 |  | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\text {BIAS }}$ |  | 32 |  |  |
| CS Current-Limit Voltage Threshold | VLIMIT | VCS - VOUT, $\mathrm{V}_{\text {BIAS }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }} \geq 2.5 \mathrm{~V}$ | 68 | 80 | 92 | mV |
| FAULT DETECTION |  |  |  |  |  |  |
| Output Overvoltage Trip Threshold | $\mathrm{V}_{\mathrm{FB}, \mathrm{OV}}$ | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {FB, }}$, rising edge | 108 | 113 | 118 | \% $\mathrm{V}_{\text {FB }}$ |
| Output Overvoltage Trip Hysteresis |  |  |  | 2.5 |  | \% |
| Output Overvoltage Fault Propagation Delay | tovp | Rising edge |  | 25 |  | $\mu \mathrm{s}$ |
|  |  | Falling edge |  | 25 |  |  |
| Output Undervoltage Trip Threshold | $\mathrm{V}_{\text {FB, }}$ UV | $V_{\text {OUT }}=\mathrm{V}_{\text {FB }}$; with respect to slewed FB threshold, falling edge | 83 | 88 | 93 | \% $\mathrm{V}_{\text {FB }}$ |
| Output Undervoltage Trip Hysteresis |  |  |  | 2.5 |  | \% |
| Output Undervoltage Propagation Delay |  | Falling edge |  | 25 |  | $\mu \mathrm{s}$ |
|  |  | Rising edge (excluding startup) |  | 25 |  |  |
| PGOOD Output Low Voltage | VPGOOD,L | ISINK $=3 \mathrm{~mA}$ |  |  | 0.4 | V |
| PGOOD Leakage Current | IPGOOD |  |  | 1 |  | $\mu \mathrm{A}$ |
| Thermal Shutdown Threshold | TSHDN | (Note 5) |  | +175 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis |  | (Note 5) |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |

## MAX16955

## 36V, 1MHz Step-Down Controller with Low Operating Current

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{S U P}=V_{E N}=14 \mathrm{~V}, C_{I N}=10 \mu \mathrm{~F}, C_{\text {COUT }}=94 \mu \mathrm{~F}, \mathrm{C}_{\text {BIAS }}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\text {BST }}=0.1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{FOSC}}=76.8 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GATE DRIVE |  |  |  |  |  |  |
| DH Gate-Driver On-Resistance | RDH | DH = high state |  | 10 |  | $\Omega$ |
|  |  | DH = low state |  | 2 |  |  |
| DL Gate-Driver On-Resistance | RDL | DL = high state |  | 3.5 |  | $\Omega$ |
|  |  | DL = low state |  | 2 |  |  |
| DH/DL Dead Time (Note 4) | tDEAD | DL rising (Note 5) |  | 60 |  | ns |
|  |  | DH rising (Note 5) |  | 60 |  |  |
| BST Input Current | IBST | $\begin{aligned} & V_{L X}=0 V, V_{B S T}=5 V, \\ & V_{D H}-V_{L X}=V_{D L}-V_{P G N D}=0 V \end{aligned}$ |  | 1 |  | $\mu \mathrm{A}$ |
| BST On-Resistance |  | (Note 5) |  | 5 | 15 | $\Omega$ |
| ENABLE INPUT |  |  |  |  |  |  |
| EN Input Threshold Low | VEN,LO |  |  |  | 1.2 | V |
| EN Input Threshold High | $\mathrm{V}_{\text {EN,HI }}$ |  | 2.2 |  |  | V |
| EN Threshold Voltage Hysteresis |  |  |  | 0.2 |  | V |
| EN Input Current | IEN |  |  | 0.5 |  | $\mu \mathrm{A}$ |
| SOFT-START |  |  |  |  |  |  |
| Soft-Start Ramp Time | tss |  |  | 5 |  | ms |

Note 2: Devices tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Limits over temperature are guaranteed by design.
Note 3: For 3.5V operation, the n-channel MOSFET's threshold voltage should be compatible to (lower than) this input voltage.
Note 4: Device not in dropout condition.
Note 5: Guaranteed by design; not production tested.

# 36V, 1MHz Step-Down Controller with Low Operating Current 

Typical Operating Characteristics
 VOUT $=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


SWITCHING FREQUENCY vs. RFOSC


## MAX16955

## 36V, 1 MHz Step-Down Controller with Low Operating Current

## Typical Operating Characteristics (continued)

$\left(V_{\text {SUP }}=\mathrm{V}_{\text {EN }}=14 \mathrm{~V}, \mathrm{C}_{\text {IN }}=10 \mu \mathrm{~F}\right.$, COUT $=94 \mu \mathrm{~F}, \mathrm{C}_{\text {BIAS }}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\text {BST }}=0.1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{FOSC}}=66.5 \mathrm{k} \Omega$, foSC $=468 \mathrm{kHz}, \mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\mathrm{BIAS}}$, VOUT $=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


SLOW INPUT RESPONSE (PWM MODE)


10s


10s

# 36 V, 1MHz Step-Down Controller with Low Operating Current 

Typical Operating Characteristics (continued)
$\left(V_{S U P}=V_{E N}=14 \mathrm{~V}, \mathrm{CIN}=10 \mu \mathrm{~F}\right.$, COUT $=94 \mu \mathrm{~F}, \mathrm{CBIAS}=2.2 \mu \mathrm{~F}, \mathrm{CBST}=0.1 \mu \mathrm{~F}, \mathrm{RFOSC}=66.5 \mathrm{k} \Omega$, fosc $=468 \mathrm{kHz}, \mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\mathrm{BI}} \mathrm{AS}$, VOUT $=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


SHORT-CIRCUIT RESPONSE, $\mathrm{V}_{\text {OUT }}=\mathbf{3 . 3 V}$


OUTPUT-VOLTAGE ERROR

LOAD REGULATION


LINE REGULATION

vs. TEMPERATURE


BIAS VOLTAGE vs. BIAS CURRENT


## MAX16955

## 36V, 1 MHz Step-Down Controller with Low Operating Current

## Typical Operating Characteristics (continued)

$\left(V_{S U P}=V_{E N}=14 \mathrm{~V}, C_{I N}=10 \mu \mathrm{~F}\right.$, COUT $=94 \mu \mathrm{~F}, \mathrm{C}_{\text {BIAS }}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{BST}}=0.1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{FOSC}}=66.5 \mathrm{k} \Omega$, fosC $=468 \mathrm{kHz}, \mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\mathrm{BIAS}}$, VOUT $=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## 36V, 1 MHz Step-Down Controller with Low Operating Current

Pin Configuration


Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | SUP | Input Supply Voltage. SUP is the input voltage to the internal linear regulator. Bypass SUP to PGND with <br> a 1 1 F minimum value ceramic capacitor. Connect BIAS and SUP to a 5V rail, if available. |
| 2 | EN | Active-High Enable Input. EN is compatible with 5V and 3.3V logic levels. Drive EN logic-high to enable <br> the output or drive EN logic-low to put the controller in low-power shutdown mode. Connect EN to SUP <br> for always-on operation. Do not leave EN unconnected. |
| 3 | FOSC | Oscillator-Timing Resistor Input. Connect a resistor from FOSC to SGND to set the oscillator frequency <br> from 220kHz to 1MHz. See the Setting the Switching Frequency section. |
| 4 | FSYNC | Synchronization and Mode Selection Input. Connect FSYNC to BIAS to select fixed-frequency PWM <br> mode and disable skip mode. Connect FSYNC to SGND to select skip mode. Connect FSYNC to an <br> external clock for synchronization. FSYNC is internally pulled down to ground with a 1M $\Omega$ resistor. |
| 5 | SGND | Signal Ground. Connect SGND directly to the local ground plane. Connect SGND to PGND at a single <br> point, typically near the output capacitor return terminal. |
| 6 | COMP | Error Amplifier Output. Connect COMP to the compensation feedback network. See the Compensation <br> Design section. |
| 7 | FB | Feedback Regulation Point. Connect FB to BIAS for a fixed 5V output voltage. In adjustable mode, <br> connect to the center tap of a resistive divider from the output (VoUT) to SGND to set the output voltage. <br> The FB voltage regulates to 1V (typ). |
| 8 | CS | Positive Current-Sense Input. Connect CS to the positive terminal of the current-sense element. Figure <br> 4 shows two different current-sensing options: 1) accurate sense with a sense resistor or 2) lossless <br> inductor DCR sensing. |

## MAX16955

## 36V, 1MHz Step-Down Controller with Low Operating Current

## Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 9 | OUT | Output Sense and Negative Current-Sense Input. When using the internal preset 5V feedback divider <br> (FB = BIAS), the controller uses OUT to sense the output voltage. Connect OUT to the negative <br> terminal of the current-sense element. |
| 10 | PGOOD | Open-Drain Power-Good Output. A logic-high voltage on PGOOD indicates that the output voltage is in <br> regulation. PGOOD is pulled low when the output voltage is out of regulation. Connect a 10k pullup <br> resistor from PGOOD to the digital interface voltage. |
| 11 | PGND | Power Ground. Connect the input and output filter capacitors' negative terminals to PGND. Connect <br> PGND externally to SGND at a single point, typically at the output capacitor return terminal. |
| 12 | DL | Low-Side Gate-Driver Output. DL swings from VBIAS to PGND. If a resistor is needed between DL and the <br> gate of the MOSFET, proper resistance value could be provided based on application circuit review result. |
| 13 | BIAS | Internal 5V Linear Regulator Output. BIAS provides power for bias and gate drive. Connect a 1 1 F to to <br> 10 FF ceramic capacitor from BIAS to PGND. Connect BIAS and SUP to a 5V rail, if available. |
| 14 | LX | External Inductor Connection. Connect LX to the switched side of the inductor. LX serves as the lower <br> supply rail for the DH high-side gate driver. |
| 15 | DH | High-Side Gate-Driver Output. DH swings from LX to BST. If a resistor is needed between DH and the gate <br> of the MOSFET, proper resistance value could be provided based on application circuit review result. |
| 16 | BST | Boost Flying Capacitor Connection. Connect a ceramic capacitor between BST and LX. See the Boost- <br> Flying Capacitor Selection section for details. |
| - | EP | Exposed Pad. Internally connected to ground. Connect EP to a large contiguous copper plane at SGND <br> potential to improve thermal dissipation. Do not use as the main ground connection. |

# 36V, 1 MHz Step-Down Controller with Low Operating Current 

Functional Diagram


# 36V, 1MHz Step-Down Controller with Low Operating Current 

## Detailed Description

The MAX16955 is a current-mode, synchronous PWM buck controller designed to drive logic-level MOSFETs. The device tolerates a wide 3.5 V to 42 V input voltage range and generates an adjustable 1 V to 10 V or fixed 5 V output voltage. This device can operate in dropout mode, making it ideal for automotive and industrial applications with undervoltage transients.
The internal switching frequency is adjustable from 220 kHz to 1 MHz with an external resistor and can be synchronized to an external clock. The high switching frequency reduces output ripple and allows the use of small external components. The device operates in both fixed-frequency PWM mode and a low quiescent current skip mode. While working in skip mode, the operating current is as low as $50 \mu \mathrm{~A}$.
The device features an enable logic input to disable the device and reduce its shutdown current to $10 \mu \mathrm{~A}$. Protection features include cycle-by-cycle current limit, overvoltage detection, and thermal shutdown. The device also features integrated soft-start and a powergood monitor to help with power sequencing.

## Supply Voltage Range (SUP)

The supply voltage range (VSUP) of the MAX16955 is compatible to the typical automotive battery voltage range from 3.5 V to 36 V and can tolerate up to 42 V transients.
If an external 5 V rail is available, use this rail to power the MAX16955 to increase efficiency by bypassing the internal LDO. Connect both BIAS and SUP to this rail, while connecting the half-bridge rectifier to the battery.

## Slow Ramp-Up of the Input Voltage

If the input voltage (VSUP) ramps up slowly, the device operates in dropout mode until VSUP is greater than the regulated output voltage. The dropout mode is detected by monitoring high-side FET on for eight clock cycles. Once dropout mode is detected, the controller issues a forced low-side pulse at the rising edge of switching clock to refresh BST capacitor. This maintains the proper BST voltage to turn on the high-side MOSFET when the device is in dropout mode.

## System Enable (EN) and Soft-Start

An enable control input (EN) activates the MAX16955 from its low-power shutdown mode. EN is compatible with inputs from automotive battery level down to 3.5 V . The high-voltage compatibility allows EN to be connected to SUP, KEY/KL30, or the inhibit pin (INH) of a CAN transceiver.

A logic-high at EN turns on the internal regulator. Once $V_{\text {BIAS }}$ is above the internal lockout level, VUVL $=3.1 \mathrm{~V}$ (max), the controller starts up with a 5 ms fixed soft-start time. Once regulation is reached, PGOOD goes high impedance.
A logic-low at EN shuts down the device. During shutdown, the internal linear regulator and gate drivers turn off. Shutdown is the lowest power state and reduces the quiescent current to $10 \mu \mathrm{~A}$ (typ).
To protect the low-side MOSFET during shutdown, the step-down regulator cannot be enabled until the output voltage drops below 1.25 V . An internal $30 \Omega$ pulldown switch helps discharge the output. If the EN pin is toggled low then high, the switching regulator shuts down and remains off until the output voltage decays to 1.25 V . At this point, the MAX16955 turns on using the soft-start sequence.

## Fixed 5V Linear Regulator (BIAS)

 The MAX16955 has an internal 5V linear regulator to provide its own 5 V bias from a high-voltage input supply at SUP. This bias supply powers the gate drivers for the external n-channel MOSFETs and provides the power required for the analog controller, reference, and logic blocks. The bias rail needs to be stabilized by a $1 \mu \mathrm{~F}$ or greater capacitance at BIAS, and can provide up to 50 mA (typ) total current.
## Oscillator Frequency and External Synchronization

The MAX16955 provides an internal oscillator adjustable from 220 kHz to 1 MHz . To set the switching frequency, connect a resistor from FOSC to SGND. See the Setting the Switching Frequency section.
The MAX16955 can also be synchronized to an external clock by connecting the external clock signal to FSYNC. For proper frequency synchronization, FSYNC's input frequency must be at least 10\% higher than the programmed internal oscillator frequency. A rising clock edge on FSYNC is interpreted as a synchronization input. If the FSYNC signal is lost, the internal oscillator takes control of the switching rate, returning to the switching frequency set by the resistor connected to FOSC. This maintains output regulation even with intermittent FSYNC signals. The maximum synchronizable frequency is 1.1 MHz .
When FSYNC is connected to SGND, the device operates in skip mode. When FSYNC is connected to BIAS or driven by an external clock, the MAX16955 operates in skip mode during soft-start and transitions to fixedfrequency PWM mode after soft-start is over.

# 36V, 1MHz Step-Down Controller with Low Operating Current 

## Error Detection and Fault Behavior

Several error-detection mechanisms prevent damage to the MAX16955 and the application circuit:

- Overcurrent protection
- Output overvoltage protection
- Undervoltage lockout at BIAS
- Power-good detection of the output voltage
- Overtemperature protection of the IC


## Overcurrent Protection

The MAX16955 provides cycle-by-cycle current limiting as long as the FB voltage is greater than 0.7 V (i.e., $70 \%$ of the regulated output voltage). If the output voltage drops below $70 \%$ of the regulation point due to overcurrent event, 16 consecutive current-limit events initiate restart. If the overcurrent is still present during restart, the MAX16955 shuts down and initiates restart. This automatic restart continues until the overcurrent condition disappears. If the overcurrent condition disappears at any restart attempt, the device enters the normal soft-start routine.

## Output Overvoltage Protection

The MAX16955 features an internal output overvoltage protection. If Vout increases by $13 \%$ (typ) of the intended regulation voltage, the high-side MOSFET turns off and the low-side MOSFET turns on. The low-side MOSFET stays on until VOUT goes back into regulation. Once VOUT is in regulation, the normal switching cycles continue.

Undervoltage Lockout (UVLO)
The BIAS input undervoltage lockout (UVLO) circuitry inhibits switching if the 5 V bias supply (BIAS) is below its UVLO threshold, 3.1V (typ). If the BIAS voltage drops below the UVLO threshold, the controller stops switching and turns off both high-side and low-side gate drivers until the BIAS voltage recovers.

Power-Good Detection (PGOOD)
The MAX16955 includes a power-good comparator with added hysteresis to monitor the step-down controller's output voltage and detect the power-good threshold. The PGOOD output is open drain and should be pulled up with an external resistor to the supply voltage of the logic input it drives. This voltage should not exceed 6 V . Pullup resistor should not be less than $1 \mathrm{k} \Omega$ such that pulldown voltage is less than 400 mV with a 5 V supply. PGOOD can sink up to 4 mA of current while low.
PGOOD asserts low during the following conditions:

- Standby mode
- Undervoltage with Vout below 90\% (typ) its set value
- Overvoltage with Vout above $111 \%$ (typ) its set value
The power-good levels are measured at FB if a feedback divider is used. If the MAX16955 is used in 5 V mode with FB connected to BIAS, OUT is used as a feedback path for voltage regulation and power-good determination.


## Overtemperature Protection

Thermal-overload protection limits total power dissipation in the MAX16955. When the junction temperature exceeds $+175^{\circ} \mathrm{C}$ (typ), an internal thermal sensor shuts down the step-down controller, allowing the IC to cool. The thermal sensor turns on the IC again after the junction temperature cools by $15^{\circ} \mathrm{C}$ and the output voltage has dropped below 1.25 V (typ).
A continuous overtemperature condition can cause on-/off-cycling of the device.

## Fixed-Frequency, Current-Mode PWM Controller

 The MAX16955's step-down controller uses a PWM, current-mode control scheme. An internal transconductance amplifier establishes an integrated error voltage. The heart of the PWM controller is an open-loop comparator that compares the integrated voltage-feedback signal against the amplified current-sense signal plus the slope compensation ramp, which are summed into the main PWM comparator to preserve inner-loop stability and eliminate inductor stair casing. At each falling edge of the internal clock, the high-side MOSFET turns on until the PWM comparator trips, the maximum duty cycle is reached, or the peak current limit is reached. During this on-time, current ramps up through the inductor, storing energy in its magnetic field and sourcing current to the output. The current-mode feedback system regulates the peak inductor current as a function of the output-voltage error signal. The circuit acts as a switch-mode transconductance amplifier and eliminates the influence of the output LC filter double pole.During the second half of the cycle, the high-side MOSFET turns off and the low-side MOSFET turns on. The inductor releases the stored energy as the current ramps down, providing current to the output. The output capacitor stores charge when the inductor current exceeds the required load current and discharges when the inductor current is lower, smoothing the voltage across the load. Under soft-overload conditions, when the peak inductor current exceeds the selected current limit, the high-side MOSFET is turned off immediately. The low-side MOSFET is turned on and remains on to let the inductor current ramp down until the next clock cycle.

# 36V, 1 MHz Step-Down Controller with Low Operating Current 


#### Abstract

Forced Fixed-Frequency PWM Mode The low-noise forced fixed-frequency PWM mode (FSYNC connected to BIAS or an external clock) disables the zero-crossing comparator, which controls the low-side switch on-time. This forces the low-side gatedriver waveform to constantly be the complement of the high-side gate-drive waveform. The inductor current reverses at light loads while DH maintains a duty factor of Vout/Vsup. The benefit of forced fixed-frequency PWM mode is to keep the switching frequency fairly constant. However, forced fixed-frequency PWM operation comes at a cost: the no-load 5 V supply current can be up to 45 mA , depending on the external MOSFETs and switching frequency. Forced fixed-frequency PWM mode is most useful for avoiding audio frequency noises and improving load-transient response.


## Light-Load Low-Quiescent Operating

(Skip) Mode
The MAX16955 includes a light-load operating mode control input (FSYNC $=$ SGND) used to enable or disable the zero-crossing comparator. When the zerocrossing comparator is enabled, the regulator forces DL low when the current-sense inputs detect zero inductor current. This keeps the inductor from discharging the output capacitor and forces the regulator to skip pulses under light-load conditions to avoid overcharging the output.
The lowest operating currents can be achieved in skip mode. When the MAX16955 operates in skip mode with no external load current, the overall current consumption can be as low as $50 \mu \mathrm{~A}$. A disadvantage of skip mode is that the operating frequency is not fixed.

## Skip-Mode Current-Sense Threshold

 When skip mode is enabled, the on-time of the stepdown controller terminates when the output voltage exceeds the feedback threshold and when the currentsense voltage exceeds the idle-mode current-sense threshold (VCS,IDLE). See Figure 1. Under light-Ioad conditions, the on-time duration depends solely on the skip-mode current-sense threshold, which is 25 mV (typ). This forces the controller to source a minimum amount of power with each cycle. To avoid overcharging the output, another on-time cannot begin until the output voltage drops below the feedback threshold. Because the zero-crossing comparator prevents the switching regulator from sinking current, the controller must skip pulses. Therefore, the controller regulates the valley of the output ripple under light-Ioad conditions.
## Automatic Pulse-Skipping Crossover

In skip mode, an inherent automatic switchover to pulse frequency modulation (PFM) takes place at light loads. This switchover is affected by a comparator that truncates the low-side switch on-time at the inductor current's zero crossing. The zero-crossing comparator senses the inductor current across CS to OUT. Once (VCS - Vout) drops below the 6 mV zero-crossing, cur-rent-sense threshold, the comparator forces DL low. This mechanism causes the threshold between pulseskipping PFM and nonskipping PWM operation to coincide with the boundary between continuous and discontinuous inductor-current operation (also known as the critical conduction point). The load-current level at which PFM/PWM crossover occurs, ILOAD(SKIP), is given by:

$$
\operatorname{LOAD}(S K I P)[\mathrm{A}]=\frac{\left(\mathrm{V}_{\text {SUP }}-\mathrm{V}_{\text {OUT }}\right) \mathrm{V}_{\text {OUT }}}{2 \times \mathrm{V}_{\text {SUP }} \times f_{\text {SW }}[\mathrm{MHz}] \times \mathrm{L}[\mu \mathrm{H}]}
$$

The switching waveforms can appear noisy and asynchronous when light-loading causes pulse-skipping operation. This is a normal operating condition that results in high light-load efficiency. Trade-offs in PFM noise vs. light-load efficiency is made by varying the inductor value. Generally, low inductor values produce a higher efficiency under light load, while higher values result in higher full-load efficiency (assuming that the coil resistance remains constant) and less output-voltage ripple. Drawbacks of using higher inductor values include larger physical size and degraded load-transient response (especially at low input-voltage levels).

MOSFET Gate Drivers (DH and DL) The DH and DL drivers are optimized for driving logiclevel n-channel power MOSFETs. The DH high-side n-channel MOSFET driver is powered by charge pumping at BST, while the DL synchronous rectifier drivers are powered directly by the 5 V linear regulator (BIAS).
An adaptive dead-time circuit monitors the DH and DL outputs and prevents the opposite-side MOSFET from turning on until the other MOSFET is fully off. Thus, the circuit allows the high-side driver to turn on only when the DL gate driver has been turned off. Similarly, it prevents the low-side (DL) from turning on until the DH gate driver has been turned off.
The adaptive driver dead-time allows operation without shoot-through with a wide range of MOSFETs, minimizing delays and maintaining efficiency. To minimize stray impedance, use very short, wide traces ( 50 mils to 100 mils wide if the MOSFET is 1 in from the controller).

# 36V, 1 MHz Step-Down Controller with Low Operating Current 



Figure 1. Pulse-Skipping/Discontinuous Crossover Point
Synchronous rectification reduces conduction losses in the rectifier by replacing the normal low-side Schottky catch diode with a low-resistance MOSFET switch. The internal pulldown transistor that drives DL low is robust, with a $1.6 \Omega$ (typ) on-resistance. This low onresistance helps prevent DL from being pulled up during the fast rise time of the LX node, due to capacitive coupling from the drain to the gate of the low-side synchronous rectifier MOSFET. Applications with high input voltages and long-inductive driver traces can require additional gate-to-source capacitance. This ensures that fast-rising LX edges do not pull up the low-side MOSFET's gate, causing shoot-through currents. The capacitive coupling between LX and DL created by the MOSFET's gate-to-drain capacitance (CGD $\left.=\mathrm{C}_{\text {RSS }}\right)$, gate-to-source capacitance (CGS $=\mathrm{C}_{\text {ISS }}$ CGD), and additional board parasitic should not exceed the following minimum threshold:

$$
\mathrm{V}_{\mathrm{GS}(\text { TH })}>\mathrm{V}_{\text {SUP }}\left(\frac{\mathrm{C}_{\text {RSS }}}{\mathrm{C}_{\text {ISS }}}\right)
$$

Although a low resistive path from DH and DL to the MOSFET gates is encouraged, there are cases where series resistors can be added. For instance, a series resistor can be added to the DL path. However, in this case, should have at least as much resistance in series with the BST capacitor to help prevent shoot-through current.

High-Side Gate-Drive Supply (BST) The high-side MOSFET is turned on by closing an internal switch between BST and DH. This provides the necessary gate-to-source voltage to turn on the highside MOSFET, an action that boosts the gate-drive signal
above VSUP. The boost capacitor connected between BST and LX holds up the voltage across the flying gate driver during the high-side MOSFET on-time.
The charge lost by the boost capacitor for delivering the gate charge is refreshed when the high-side MOSFET is turned off and the LX node swings down to ground. When the LX node is low, an internal highvoltage switch connected between BIAS and BST recharges the boost capacitor to the BIAS voltage. See the Boost-Flying Capacitor Selection section to choose the right size of the boost capacitor.

Dropout Behavior During Undervoltage Transients The controller generates a low-side pulse every four clock cycles to refresh the BST capacitor during lowdropout operation. This guarantees that the MAX16955 operates in dropout mode during undervoltage transients like cold crank.

## Current Limiting and Current-Sense Inputs

(CS and OUT)
The current-limit circuit uses differential current-sense inputs (CS and OUT) to limit the peak inductor current. If the magnitude of the current-sense signal exceeds the current-limit threshold, the PWM controller turns off the high-side MOSFET. The actual maximum load current is less than the peak current-limit threshold by an amount equal to half the inductor ripple current. Therefore, the maximum load capability is a function of the current-sense resistance, inductor value, switching frequency, and duty cycle (VOUT/VSUP). See the Current Sensing section.

## Design Procedure

## Effective Input Voltage Range

Although the MAX16955 controller can operate from input supplies up to 42 V and regulate down to 1 V , the minimum voltage conversion ratio (VOUT/VSUP) might be limited by the minimum controllable on-time. For proper fixed-frequency PWM operation, the voltage conversion ratio should obey the following condition:

$$
\frac{V_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{SUP}}}>\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})} \times f_{\mathrm{SW}}
$$

where $\operatorname{tON}(\mathrm{MIN})$ is 80 ns and fSW is the switching frequency in Hz . If the desired voltage conversion does not meet the above condition, then pulse skipping occurs to decrease the effective duty cycle. To avoid this, decrease the switching frequency or lower the input voltage (VSUP).

## MAX16955

## 36V, 1MHz Step-Down Controller with Low Operating Current

## Setting the Output Voltage

Connect FB to BIAS to enable the fixed step-down controller output voltage (5V), set by a preset, internal resistive voltage-divider connected between the output (OUT) and SGND.
To achieve other output voltages between 1 V to 10 V , connect a resistive divider from OUT to FB to SGND (Figure 2). Select RFB2 (FB to SGND resistor) less than or equal to $100 \mathrm{k} \Omega$. Calculate RFB1 (OUT to FB resistor) with the following equation:

$$
R_{F B 1}=R_{F B 2}\left[\left(\frac{V_{\mathrm{OUT}}}{V_{\mathrm{FB}}}\right)-1\right]
$$

where $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}$ (typ) (see the Electrical Characteristics table) and VouT can range from 1 V to 10 V .

## Setting the Switching Frequency

The switching frequency, fSW, is set by a resistor (RFOSC) connected from FOSC to SGND. See Figure 3 to select the correct RFOSC value for the desired switching frequency.
For example, a 400 kHz switching frequency is set with RFOSC $=76.8 \mathrm{k} \Omega$. Higher frequencies allow designs with lower inductor values and less output capacitance. Consequently, peak currents and $\mathrm{I}^{2} \mathrm{R}$ losses are lower at higher switching frequencies, but core losses, gatecharge currents, and switching losses increase.

## Inductor Selection

Three key inductor parameters must be specified for operation with the MAX16955: inductance value (L), inductor saturation current (ISAT), and DC resistance (RDCR). To select inductance value, the ratio of inductor peak-to-peak AC current to DC average current (LIR) must be selected first. A good compromise between size and loss is a $30 \%$ peak-to-peak ripple current to average-current ratio (LIR $=0.3$ ). The switching frequency, input voltage, output voltage, and selected LIR then determine the inductor value as follows:

$$
L=\frac{V_{\text {OUT }}\left(V_{S U P(M I N)}-V_{\text {OUT }}\right)}{V_{\text {SUP(MIN })} \times f_{S W} \times I_{\text {OUT }}(M A X) \times \operatorname{LIR}}
$$

where $\mathrm{V}_{\text {SUP }}(\mathrm{MIN})$ is the minimum supply voltage, VOUT is the typical output voltage, and IOUT(MAX) is the maximum load current. The switching frequency is set by RFOSC (see the Setting the Switching Frequency section).


Figure 2. Adjustable Output Voltage


Figure 3. Switching Frequency vs. RFOSC
The MAX16955 uses internal frequency independent slope compensation to ensure stable operation at duty cycles above $50 \%$. The maximum slope compensation ramp voltage over a full clock period is 200 mV . Use the equation below to select the inductor value:

$$
\frac{V_{\text {OUT }}[\mathrm{V}]}{\mathrm{L}[\mu \mathrm{H}] \times f_{\text {Sw }}[\mathrm{MHz}]}=1 \pm 25 \%
$$

However, if it is necessary, higher inductor values can be selected.

# 36V, 1 MHz Step-Down Controller with Low Operating Current 

Table 1. Inductor Size Comparison

| INDUCTOR SIZE |  |
| :---: | :---: |
| SMALLER | LARGER |
| Lower price | Smaller ripple |
| Smaller form factor | Higher efficiency |
| Faster load response | Larger fixed-frequency range <br> in skip mode |

The exact inductor value is not critical and can be adjusted to make trade-offs among size, cost, efficiency, and transient response requirements. Table 1 shows a comparison between small and large inductor sizes.
The minimum practical inductor value is one that causes the circuit to operate at the edge of critical conduction (where the inductor current just touches zero with every cycle at maximum load). Inductor values lower than this grant no further size-reduction benefit. The optimum operating point is usually found between $25 \%$ and $45 \%$ ripple current. When pulse skipping (FSYNC low and light loads), the inductor value also determines the loadcurrent value at which PFM/PWM switchover occurs.
For the selected inductance value, the actual peak-topeak inductor ripple current ( $\Delta$ IINDUCTOR) is defined by:

$$
\Delta_{\text {INDUCTOR }}=\frac{V_{\text {OUT }}\left(V_{\text {SUP }}-V_{\text {OUT }}\right)}{V_{\text {SUP }} \times f_{\text {SW }} \times L}
$$

where $\Delta$ IINDUCTOR is in $m A, L$ is in $\mu H$, and fsw is in kHz . The core must be large enough not to saturate at the peak inductor current (IPEAK):

$$
\text { IPEAK }=\text { LIOAD(MAX }^{\text {LO }}+\frac{\Delta_{\text {INDUCTOR }}}{2}
$$

## Transient Response

The inductor ripple current also impacts transient response performance, especially at low VSUP - Vout differentials. Low inductor values allow the inductor current to slew faster, replenishing charge removed from the output filter capacitors by a sudden load step. The total output voltage sag is the sum of the voltage sag while the inductor is ramping up and the voltage sag before the next pulse can occur:

$$
V_{\text {SAG }}=\frac{L\left(\Delta \operatorname{LLAAD}=\frac{\left.C_{\text {MAX }}\right)}{}\right)^{2}}{2 C_{\text {OUT }}\left(\left(V_{\text {SUP }} \times \mathrm{D}_{\text {MAX }}\right)-V_{\text {OUT }}\right)}+\frac{\Delta_{\text {LOAD(MAX }}(t-\Delta t)}{\mathrm{C}_{\text {OUT }}}
$$

where $\mathrm{DMAX}_{\text {M }}$ is the maximum duty factor, L is the inductor value in $\mu \mathrm{H}$, COUT is the output capacitor value in
$\mu F, t$ is the switching period ( $1 / f s w$ ) in $\mu \mathrm{s}$, and $\Delta t$ equals (VOUT/VSUP) $\times t$ when in fixed-frequency PWM mode, or $L \times 0.2 \times \mathrm{ImAX}_{\mathrm{M}}\left(\right.$ VSUP $\left.-V_{\text {OUT }}\right)$ when in skip mode. The amount of overshoot (VSOAR) during a full-load to noload transient due to stored inductor energy can be calculated as:

$$
\mathrm{V}_{\mathrm{SOAR}} \approx \frac{\left(\Delta \mathrm{~L}_{\mathrm{LOAD}(\mathrm{MAX})}\right)^{2} \mathrm{~L}}{2 \mathrm{C}_{\mathrm{OUT}} \mathrm{~V}_{\mathrm{OUT}}}
$$

## Current Sensing

For the most accurate current sensing, use a currentsense resistor (RSENSE) between the inductor and the output capacitor. Connect CS to the inductor side of Rsense, and OUT to the capacitor side. Dimension RSENSE so its maximum current (Ioc) induces a voltage of VLIMIT ( 72 mV minimum) across RSENSE.
If a higher voltage drop across RSENSE must be tolerated, divide the voltage across the sense resistor with a voltage-divider between CS and OUT to reach VLIMIT ( 72 mV minimum).
The current-sense method (Figure 4) and magnitude determine the achievable current-limit accuracy and power loss. Typically, higher current-sense limits provide tighter accuracy, but also dissipate more power. For the best current-sense accuracy and overcurrent protection, use a $\pm 1 \%$ tolerance current-sense resistor with low parasitic inductance between the inductor and output as shown in Figure 4a.
Alternatively, high-power applications that do not require highly accurate current-limit protection can reduce the overall power dissipation by connecting a series RC circuit across the inductor (Figure 4b) with an equivalent time constant:

$$
\mathrm{R}_{\mathrm{CSHL}}=\left(\frac{\mathrm{R}_{2}}{\mathrm{R} 1+\mathrm{R} 2}\right) \mathrm{R}_{\mathrm{DCR}}
$$

and:

$$
\mathrm{R}_{\mathrm{DCR}}=\frac{\mathrm{L}}{\mathrm{C}_{\mathrm{EQ}}}\left(\frac{1}{\mathrm{R} 1}+\frac{1}{\mathrm{R} 2}\right)
$$

where RCSHL is the required current-sense resistor and RDCR is the inductor's series DC resistance. Use the typical inductance and RDCR values provided by the inductor manufacturer.
Carefully observe the PCB layout guidelines to ensure the noise and DC errors do not corrupt the differential cur-rent-sense signals seen by CS and OUT. Place the sense resistor close to the IC with short, direct traces, making a Kelvin-sense connection to the current-sense resistor.

## MAX16955

## 36V, 1 MHz Step-Down Controller with Low Operating Current


b) LOSSLESS INDUCTOR SENSING

Figure 4. Current-Sense Configurations

Input Capacitor
The input filter capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple on the input caused by the circuit's switching.
The input capacitor RMS current requirement (IRMS) is defined by the following equation:

$$
\left.I_{\text {RMS }}=\operatorname{LLOAD}^{\text {LMAX }}\right) \frac{\sqrt{V_{\text {OUT }}\left(V_{\text {SUP }}-V_{\text {OUT }}\right)}}{V_{\text {SUP }}}
$$

IRMS has a maximum value when the input voltage equals twice the output voltage (VSUP $=2$ VOUT), so $I_{\text {RMS }}($ MAX $)=\mid \operatorname{LOAD}($ MAX $) / 2$.

Choose an input capacitor that exhibits less than $+10^{\circ} \mathrm{C}$ self-heating temperature rise at the RMS input current for optimal long-term reliability.
The input-voltage ripple comprises $\Delta \mathrm{V}_{\mathrm{Q}}$ (caused by the capacitor discharge) and $\Delta V_{\text {ESR }}$ (caused by the ESR of the capacitor). Use low-ESR ceramic capacitors with high-ripple-current capability at the input. Assume the contribution from the ESR and capacitor discharge is equal to $50 \%$. Calculate the input capacitance and ESR required for a specified input voltage ripple using the following equations:

$$
\mathrm{ESR}_{\text {IN }}=\frac{\Delta V_{\text {ESR }}}{\mathrm{l}_{\mathrm{OUT}}+\frac{\Delta \mathrm{l}_{\mathrm{L}}}{2}}
$$

# 36 V, 1 MHz Step-Down Controller with Low Operating Current 

where:

$$
\Delta_{L}=\frac{\left(V_{\text {SUP }}-V_{\text {OUT }}\right) \times V_{\text {OUT }}}{V_{\text {SUP }} \times f_{\text {SW }} \times L}
$$

and:

$$
\mathrm{C}_{\mathrm{IN}}=\frac{\mathrm{l}_{\mathrm{OUT}} \times \mathrm{D}(1-\mathrm{D})}{\Delta \mathrm{V}_{\mathrm{Q}} \times \mathrm{f}_{\mathrm{SW}}}
$$

where:

$$
\mathrm{D}=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{SUP}}}
$$

## Output Capacitor

The output filter capacitor must have low enough ESR to meet output ripple and load-transient requirements, yet have high enough ESR to satisfy stability requirements. The output capacitance must be high enough to absorb the inductor energy while transitioning from fullload to no-load conditions without tripping the overvoltage fault protection. When using high-capacitance, low-ESR capacitors, the filter capacitor's ESR dominates the output-voltage ripple. The size of the output capacitor depends on the maximum ESR required to meet the output-voltage ripple (VRIPPLE(P-P)) specifications:

$$
V_{R I P P L E(P-P)}=E S R \times \operatorname{LOAD}(M A X) \times \operatorname{LIR}
$$

In skip mode, the inductor current becomes discontinuous, with the peak current set by the skip-mode cur-rent-sense threshold (forced-peak IL). In skip mode, the no-load output ripple can be determined as follows:

$$
V_{R I P P L E(P-P)}=\frac{V_{S K I P} \times E S R}{R_{S E N S E}}
$$

The actual capacitance value required relates to the physical size needed to achieve low ESR, as well as to the chemistry of the capacitor technology. Thus, the capacitor is usually selected by ESR and voltage rating rather than by capacitance value.
When using low-value filter capacitors, such as ceramic capacitors, size is usually determined by the capacity needed to prevent VSAG and VSOAR from causing problems during load transients. Generally, once enough capacitance is added to meet the overshoot requirement, undershoot at the rising load edge is no
longer a problem (see the VSAG and VSOAR equations in the Transient Response section). However, low-value filter capacitors typically have high-ESR zeros that can affect the overall stability.

## Compensation Design

The MAX16955 uses an internal transconductance error amplifier with its inverting input and its output available to the user for external frequency compensation. The output capacitor and compensation network determine the loop stability. The inductor and the output capacitor are chosen based on performance, size, and cost. Additionally, the compensation network optimizes the control-loop stability.
The controller uses a current-mode control scheme that regulates the output voltage by forcing the required current through the external inductor. The MAX16955 uses the voltage drop across the DC resistance of the inductor or the alternate series current-sense resistor to measure the inductor current. Current-mode control eliminates the double pole in the feedback loop caused by the inductor and output capacitor, resulting in a smaller phase shift and requiring less elaborate erroramplifier compensation than voltage-mode control. A simple single-series resistor ( $R_{C}$ ) and capacitor (Cc) are required to have a stable, high-bandwidth loop in applications where ceramic capacitors are used for output filtering (Figure 5). For other types of capacitors, due to the higher capacitance and ESR, the frequency of the zero created by the capacitance and ESR is lower than the desired closed-loop crossover frequency. To stabilize a nonceramic output capacitor loop, add another compensation capacitor (CF) from COMP to SGND to cancel this ESR zero.


Figure 5. Compensation Network

## MAX16955

## 36V, 1MHz Step-Down Controller with Low Operating Current

The basic regulator loop is modeled as a power modulator, output feedback divider, and an error amplifier. The power modulator has a DC gain set by $\mathrm{gmc} \times$ RLOAD, with a pole and zero pair set by RLOAD, the output capacitor (COUT), and its ESR. The following equations determine the approximate value for the gain of the power modulator (GAINMOD(dc)), neglecting the effect of the ramp stabilization. Ramp stabilization is necessary when the duty cycle is above $50 \%$ and is internally and automatically done for the MAX16955:

$$
\operatorname{GAIN}_{\mathrm{MOD}(\mathrm{dc})} \cong \mathrm{g}_{\mathrm{mc}} \times \mathrm{R}_{\mathrm{LOAD}}
$$

where RLOAD $=$ VOUT/IOUT(MAX) in $\Omega$, fSW is the switching frequency in $\mathrm{MHz}, \mathrm{L}$ is the output inductance in $\mu \mathrm{H}$, and $g_{m c}=1 /\left(A v_{2} C S \times R D C\right)$ in $S . A v \_C S$ is the voltage gain of the current-sense amplifier and is typically $11 \mathrm{~V} / \mathrm{V}$ (see the Electrical Characteristics table). RDC is the DC-resistance of the inductor or the current-sense resistor in $\Omega$.
In a current-mode step-down converter, the output capacitor, its ESR, and the load resistance introduce a pole at the following frequency:

$$
\mathrm{f}_{\mathrm{pMOD}}=\frac{1}{2 \pi \times \mathrm{C}_{\mathrm{OUT}} \times \mathrm{R}_{\mathrm{LOAD}}}
$$

The output capacitor and its ESR also introduce a zero at:

$$
\mathrm{f}_{\mathrm{zMOD}}=\frac{1}{2 \pi \times \mathrm{ESR} \times \mathrm{C}_{\mathrm{OUT}}}
$$

When Cout is composed of $n$ identical capacitors in parallel, the resulting COUT $=n \times \operatorname{COUT}(E A C H)$, and ESR $=E S R(E A C H) / n$. Note that the capacitor zero for a parallel combination of like capacitors is the same as for an individual capacitor.
The feedback voltage-divider has a gain of GAINFB = $V_{\text {FB/ }}$ Vout, where $V_{F B}$ is 1 V (typ).
The transconductance error amplifier has a DC gain of GAINEA(dc) $=g_{m}, E A \times$ ROUT,EA, where $g m, E A$ is the error amplifier transconductance, and ROUT,EA is the output resistance of the error amplifier. Use $\mathrm{gm}, \mathrm{EA}$ of $2500 \mu \mathrm{~S}$ (max) and ROUT,EA of $30 \mathrm{M} \Omega$ (typ) for compensation design with the highest phase margin.
A dominant pole ( $f_{d p E A}$ ) is set by the compensation capacitor (CC), the compensation resistor (RC), and the amplifier output resistance (ROUT,EA). A zero ( $\mathrm{f}_{\mathrm{ZEA}}$ ) is set by the compensation resistor ( R C ) and the compensation capacitor (Cc). There is an optional pole (fpEA) set by CF and Rc to cancel the output capacitor ESR zero if it occurs near the crossover frequency (fc, where the loop gain equals 1 (0dB)).

Thus:

$$
\begin{gathered}
\mathrm{f}_{\mathrm{dPEA}}=\frac{1}{2 \pi \times \mathrm{C}_{\mathrm{C}} \times\left(\mathrm{R}_{\mathrm{OUT}, \mathrm{EA}}+\mathrm{R}_{\mathrm{C}}\right)} \\
\mathrm{f}_{\mathrm{ZEA}}=\frac{1}{2 \pi \times \mathrm{C}_{\mathrm{C}} \times \mathrm{R}_{\mathrm{C}}} \\
\mathrm{f}_{\mathrm{pEA}}=\frac{1}{2 \pi \times \mathrm{C}_{\mathrm{F}} \times \mathrm{R}_{\mathrm{C}}}
\end{gathered}
$$

The loop-gain crossover frequency ( f C ) should be set below $1 / 5$ the switching frequency and much higher than the power-modulator pole ( $\mathrm{f}_{\mathrm{pMOD}}$ ):

$$
\mathrm{f}_{\mathrm{PMOD}} \ll \mathrm{f}_{\mathrm{C}} \leq \frac{\mathrm{f}_{\mathrm{SW}}}{5}
$$

The total loop gain as the product of the modulator gain, the feedback voltage-divider gain, and the error amplifier gain at fc should be equal to 1 . So:

$$
\operatorname{GAIN}_{\operatorname{MOD}(f C)} \times \frac{V_{F B}}{V_{O U T}} \times \operatorname{GAIN}_{E A(f C)}=1
$$

## For the case where $\mathrm{f}_{\mathbf{z} M O D}$ is greater than fc :

$$
\begin{gathered}
\operatorname{GAIN}_{\mathrm{EA}(\mathrm{fC})}=g_{\mathrm{m}, \mathrm{EA}} \times \mathrm{R}_{\mathrm{C}} \\
\operatorname{GAIN}_{\mathrm{MOD}(\mathrm{fC})}=\mathrm{GAIN}_{\mathrm{MOD}(\mathrm{dc})} \times \frac{\mathrm{f}_{\mathrm{pMOD}}}{\mathrm{f}_{\mathrm{C}}}
\end{gathered}
$$

Therefore:

$$
\operatorname{GAIN}_{\mathrm{MOD}(\mathrm{fC})} \times \frac{V_{\mathrm{FB}}}{V_{\mathrm{OUT}}} \times g_{\mathrm{m}, \mathrm{EA}} \times \mathrm{R}_{\mathrm{C}}=1
$$

Solving for RC:

$$
R_{C}=\frac{V_{O U T}}{g_{m, E A} \times V_{F B} \times \operatorname{GAIN}_{\mathrm{MOD}(f C)}}
$$

Set the error-amplifier compensation zero formed by RC and $\mathrm{CC}\left(f_{z E A}\right)$ at the $f_{p M O D}$. Calculate the value of $C C$ as follows:

$$
\mathrm{C}_{\mathrm{C}}=\frac{1}{2 \pi \times \mathrm{f}_{\mathrm{pMOD}} \times \mathrm{R}_{\mathrm{C}}}
$$

# 36V, 1 MHz Step-Down Controller with Low Operating Current 

If $\mathrm{f}_{\mathrm{zMOD}}$ is less than $5 \times \mathrm{fc}$, add a second capacitor, CF, from COMP to SGND and set the compensation pole formed by RC and CF ( $f_{p E A}$ ) at the $f_{Z M O D}$. Calculate the value of CF as follows:

$$
\mathrm{C}_{\mathrm{F}}=\frac{1}{2 \pi \times \mathrm{f}_{\mathrm{zMOD}} \times \mathrm{R}_{\mathrm{C}}}
$$

As the load current decreases, the modulator pole also decreases; however, the modulator gain increases accordingly and the crossover frequency remains the same.

## For the case where $f_{\mathbf{Z M O D}}$ is less than fc :

The power-modulator gain at $\mathrm{f}_{\mathrm{C}}$ is:

$$
\mathrm{GAIN}_{\mathrm{MOD}(\mathrm{fC})}=\mathrm{GAIN}_{\mathrm{MOD}(\mathrm{dc})} \times \frac{\mathrm{f}_{\mathrm{pMOD}}}{\mathrm{f}_{\mathrm{zMOD}}}
$$

The error-amplifier gain at fc is:

$$
\operatorname{GAIN}_{\mathrm{EA}(\mathrm{fC})}=g_{\mathrm{m}, \mathrm{EA}} \times R_{\mathrm{C}} \times \frac{f_{\mathrm{ZMOD}}}{f_{\mathrm{C}}}
$$

Therefore:

$$
\operatorname{GAIN}_{\mathrm{MOD}(\mathrm{fC})} \times \frac{\mathrm{V}_{\mathrm{FB}}}{V_{\mathrm{OUT}}} \times g_{\mathrm{m}, \mathrm{EA}} \times \mathrm{R}_{\mathrm{C}} \times \frac{f_{\mathrm{zMOD}}}{f_{\mathrm{C}}}=1
$$

Solving for RC:

$$
R_{C}=\frac{V_{\text {OUT }} \times f_{C}}{g_{m, E A} \times V_{F B} \times G A I N_{M O D}(f C) \times f_{\mathrm{ZMOD}}}
$$

Set the error-amplifier compensation zero formed by Rc and $C C$ at the $f_{p M O D}\left(f_{z E A}=f_{p M O D}\right)$ :

$$
\mathrm{C}_{\mathrm{C}}=\frac{1}{2 \pi \times \mathrm{f}_{2 M O D} \times \mathrm{R}_{\mathrm{C}}}
$$

If $f_{\mathrm{ZMOD}}$ is less than $5 \times \mathrm{f}_{\mathrm{C}}$, add a second capacitor $\mathrm{C}_{\mathrm{F}}$ from COMP to SGND. Set $f_{p E A}=f_{Z M O D}$ and calculate Cf as follows:

$$
C_{F}=\frac{1}{2 \pi \times R_{C} \times f_{\mathrm{zMOD}}}
$$

## MOSFET Selection

The MAX16955's controller drives two external logiclevel n-channel MOSFETs as the circuit switch elements. The key selection parameters to choose these MOSFETs include:

- On-resistance (RDS(ON))
- Maximum drain-to-source voltage (VDS(MAX))
- Minimum threshold voltage (VTH(MIN))
- Total gate charge (QG)
- Reverse-transfer capacitance (CRSS)
- Power dissipation

Both n-channel MOSFETs must be logic-level types with guaranteed on-resistance specifications at VGS = 4.5 V . Ensure that the conduction losses at minimum input voltage do not exceed MOSFET package thermal limits or violate the overall thermal budget. Also, ensure that the conduction losses, plus switching losses at the maximum input voltage, do not exceed package ratings or violate the overall thermal budget. The MAX16955's DL gate driver must drive the low-side MOSFET (NL). In particular, check that the $\mathrm{dV} / \mathrm{dt}$ caused by the high-side MOSFET (NH) turning on does not pull up the NL gate through its drain-to-gate capacitance. This is the most frequent cause of cross-conduction problems.
Gate-charge losses are dissipated by the driver and do not heat the MOSFET. Therefore, if the drive current is taken from the internal LDO regulator, the power dissipation due to drive losses must be checked. Both MOSFETs must be selected so that their total gate charge is low enough; therefore, BIAS can power both drivers without overheating the IC:

$$
\text { PDRIVE }=\left(\text { VSUP }-V_{\text {BIAS }}\right) \times \text { QG_TOTAL } \times f \text { fSW }
$$

where QG_TOTAL is the sum of the gate charges of both MOSFETs.

## Boost-Flying Capacitor Selection

The bootstrap capacitor stores the gate voltage for the internal switch. Its size is constrained by the switching frequency and the gate charge of the high-side MOSFET. Ideally the bootstrap capacitance should be at least nine times the gate capacitance:

$$
\mathrm{C}_{\mathrm{BST}(\mathrm{TYP})}=9 \times \frac{\mathrm{Q}_{\mathrm{G}}}{\mathrm{~V}_{\mathrm{BIAS}}}
$$

This results in a $10 \%$ voltage drop when the gate is driven. However, if this value becomes too large to be recharged during the minimum off-time, a smaller capacitor must be chosen.

## MAX16955

## 36V, 1MHz Step-Down Controller with Low Operating Current

During recharge, the internal bootstrap switch acts as a resistor, resulting in an RC circuit with the associated time constants. Two $\tau \mathrm{s}$ (time constants) are necessary to charge from $90 \%$ to $99 \%$. The maximum allowable capacitance is, therefore:

$$
\mathrm{C}_{\mathrm{BST}(\mathrm{MAX})}=\frac{\mathrm{t}_{\mathrm{OFF}(\mathrm{MIN})}}{2 \times \mathrm{R}_{\mathrm{BST}(\mathrm{MAX})}}
$$

When in dropout, $\operatorname{tOFF}(\mathrm{MIN})$ is the minimum on-time of the low-side switch and is approximately half the clock period. When not in dropout, $\operatorname{tOFF}($ MIN $)=1-$ DMAX. Should this value be lower than the ideal capacitance and assuming that the minimum bootstrap capacitor should be large enough to supply 2 V (typ) effective gate voltage:

$$
\mathrm{C}_{\mathrm{BST}(\mathrm{MIN})}=\frac{\mathrm{Q}_{\mathrm{G}}}{\mathrm{~V}_{\mathrm{BIAS}(\mathrm{MIN})}-\mathrm{V}_{T H(T Y P)}-2 \mathrm{~V}}
$$

Should the minimum value still be too large to be recharged sufficiently, a parallel bootstrap Schottky diode may be necessary.

## Power Dissipation

The MAX16955's maximum power dissipation depends on the thermal resistance from the die to the ambient environment and the ambient temperature. The thermal resistance depends on the device package, PCB copper area, other thermal mass, and airflow.
The device's power dissipation depends on the internal linear regulator current consumption (PLIN) and the dynamic gate current (PGATE):

$$
\text { PT }=\text { PLIN }+ \text { PGATE }
$$

Linear power is the average bias current times the voltage drop from VSUP to VBIAS:

$$
\text { PLIN }=I_{\text {BIAS }}, \mathrm{AV} \times\left(\mathrm{V}_{\text {SUP }}-\mathrm{V}_{\mathrm{BI}} \mathrm{AS}\right)
$$

where IBIAS,AV $=\operatorname{ISUP}(M A X)+$ fSW $\times\left(Q_{G}\right.$ DH $(M A X)+$ $Q_{G}$ DL(MAX)), ISUP(MAX) is 2 mA , $\mathrm{f}_{\mathrm{S}} \mathrm{W}$ is the switching frequency programmed at FOSC, and $Q_{G_{-}}$is the MOSFET data sheet's total gate-charge specification limits at $V_{G S}=5 \mathrm{~V}$.

Dynamic power is the average power during charging and discharging of both the external gates per period of oscillation:

$$
P_{\mathrm{GATE}}=2 \times \frac{\mathrm{V}_{\mathrm{BIAS}}^{2}}{R_{\mathrm{HS} / \mathrm{LS}}} \times \mathrm{t}_{\mathrm{G}, \mathrm{RISE}} \times f_{\mathrm{SW}}
$$

where:

$$
2 \times \frac{\mathrm{V}^{2}{ }_{\mathrm{BIAS}}}{\mathrm{R}_{\mathrm{HS} / \mathrm{LS}}} \times \mathrm{t}_{\mathrm{G}, \mathrm{RISE}} \approx 0.2 \times 10^{-6} \frac{\mathrm{~W}}{\mathrm{~Hz}}
$$

is the frequency-dependent power, dissipated during one turn-on and turn-off cycle of each of the external n-channel MOSFETs. RHS/LS is the on-resistance of the NH and NL.
To estimate the temperature rise of the die, use the following equation:

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\left(\mathrm{P}_{\mathrm{T}} \times \theta \mathrm{JA}\right)
$$

where $\theta \mathrm{JA}$ is the junction-to-ambient thermal resistance of the package, $\mathrm{P}_{\mathrm{T}}$ is power dissipated in the device, and $\mathrm{T}_{\mathrm{A}}$ is the ambient temperature. The $\theta_{\mathrm{JA}}$ is $38.3^{\circ} \mathrm{C} / \mathrm{W}$ for the $16-$ pin TSSOP package on multilayer boards, with the conditions specified by the respective JEDEC standards (JESD51-5, JESD51-7). If actual operating conditions significantly deviate from those described in the JEDEC standards, then an accurate estimation of the junction temperature requires a direct measurement of the case temperature ( $\mathrm{T}_{\mathrm{C}}$ ). Then, the junction temperature can be calculated using the following equation:

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{C}}+\left(\mathrm{PT}_{\mathrm{T}} \times \theta \mathrm{JC}\right)
$$

Use $3^{\circ} \mathrm{C} / \mathrm{W}$ as $\mathrm{\theta JC}^{2}$ thermal resistance for the 16-pin TSSOP package. The case-to-ambient thermal resistance ( $\theta$ CA) is dependent on how well the heat is transferred from the PCB to the ambient. Therefore, solder the exposed pad of the TSSOP package to a large copper area to spread heat through the board surface, minimizing the case-to-ambient thermal resistance. Use large copper areas to keep the PCB temperature low.

## 36V, 1 MHz Step-Down Controller with Low Operating Current

## Applications Information

## PCB Layout Guidelines

Make the controller ground connections as follows: create a small analog ground plane near the IC by using any of the PCB layers. Connect this plane to SGND and use this plane for the ground connection for the SUP bypass capacitor, compensation components, feedback dividers, and FOSC resistor.

Place all power components on the top side of the board and run the power stage currents, especially large high-frequency components, using traces or copper fills on the top side only, without adding vias.
On the top side, lay out a large PGND copper area for the output, and connect the bottom terminals of the highfrequency input capacitors, output capacitors, and the source terminals of the low-side MOSFET to that area.

Keep the power traces and load connections short, especially at the ground terminals. This practice is essential for high efficiency and jitter-free operation. Use thick copper PCBs (2oz. vs. 1oz.) to enhance efficiency.

Place the controller IC adjacent to the synchronous rectifier MOSFET (NL) and keep the connections for LX, PGND, DH, and DL short and wide. Use multiple small vias to route these signals from the top to the bottom side if these signals need to be routed in the bottom layer. The gate current traces must be short and wide, measuring 50 mils to 100 mils wide if the low-side MOSFET is 1 in from the controller IC. Connect the PGND trace from the IC close to the source terminal of the low-side MOSFET.
Route high-speed switching nodes (BST, LX, DH, and DL) away from the sensitive analog areas (FOSC, COMP, and FB). Group all SGND-referred and feedback components close to the IC. Keep the FB and compensation network nets as small as possible to prevent noise pickup.
Place the sense resistor close to the IC with short, direct traces, making a Kelvin-sense connection to the current-sense resistor.
Place BIAS capacitor close to the IC and minimize vias in the path in order to minimize transients on the BIAS line.


Figure 6. Typical Operating Circuit for VOUT $=5 \mathrm{~V}$

## MAX16955

## 36V, 1MHz Step-Down Controller with Low Operating Current



Figure 7. Typical Operating Circuit for Adjustable Output Voltage, VOUT $=1.2 \mathrm{~V} / 5 \mathrm{~A}$

Chip Information
PROCESS: BiCMOS

Package Information
For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a " + ", " "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE <br> NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 16 TSSOP-EP | $U 16 E+3$ | $\underline{\underline{21-0108}}$ | $\underline{90-0120}$ |

## 36V, 1 MHz Step-Down Controller with Low Operating Current

Revision History

| REVISION NUMBER | REVISION DATE | DESCRIPTION | PAGES CHANGED |
| :---: | :---: | :---: | :---: |
| 0 | 3/11 | Initial release | - |
| 1 | 9/12 | Updated limiting output range to 10 V | $\begin{gathered} 1,2,10 \\ 12,16,20 \end{gathered}$ |
| 2 | 1/13 | Added MAX16955AUE+ to Ordering Information | 1 |
| 3 | 12/13 | Updated Transient Response section | 17 |
| 4 | 7/14 | Updated Electrical Characteristics for DH and DL gate-driver on-resistance, TOCs 11, 12, 14, 16, 17, 27-30, pins 12 and 15 in Pin Description; and updated the Fixed 5V Linear Regulator (BIAS), Overcurrent Protection, Power-Good Detection (PGOOD), Automatic Pulse-Skipping Crossover, MOSFET Gate Drivers (DH and DL), Output Capacitor, and PCB Layout Guidelines sections | $\begin{aligned} & 4,6-8,10 \\ & 12-15,19 \end{aligned}$ |

[^0]
## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Controllers category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
AZ7500EP-E1 NCP1218AD65R2G NCP1234AD100R2G NCP1244BD065R2G NCP1336ADR2G NCP6153MNTWG NCP81205MNTXG SJE6600 SMBV1061LT1G SG3845DM NCP4204MNTXG NCP6132AMNR2G NCP81102MNTXG NCP81203MNTXG NCP81206MNTXG NX2155HCUPTR UBA2051C MAX8778ETJ+ NTBV30N20T4G NCP1240AD065R2G NCP1240FD065R2G NCP1361BABAYSNT1G NTC6600NF TC105333ECTTR NCP1230P100G NCP1612BDR2G NX2124CSTR SG2845M NCP81101MNTXG IFX81481ELV NCP81174NMNTXG NCP4308DMTTWG NCP4308DMNTWG NCP4308AMTTWG NCP1251FSN65T1G NCP1246BLD065R2G NTE7154 NTE7242 LTC7852IUFD-1\#PBF LTC7852EUFD-1\#PBF MB39A136PFT-G-BNDERE1 NCP1256BSN100T1G LV5768V-A-TLM-E NCP1365BABCYDR2G NCP1365AABCYDR2G MCP1633T-E/MG NCV1397ADR2G AZ494AP-E1 UTC3843D XDPL8219XUMA1


[^0]:    Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

