# High-Voltage, 2.2MHz, 2A Automotive StepDown Converter with Low Operating Current 

## General Description

The MAX16974 is a 2A, current-mode, step-down converter with an integrated high-side switch. It is designed to operate with 3.5 V to 28 V input voltages, while using only $35 \mu \mathrm{~A}$ quiescent current at no load. The switching frequency is adjustable from 220 kHz to 2.2 MHz by an external resistor and can be synchronized to an external clock. The output voltage is pin selectable to be 5 V fixed or 1 V to 10 V adjustable. The wide input voltage range makes the device ideal for automotive and industrial applications.
The device operates in skip mode for reduced current consumption in light-load applications. An adjustable reset threshold helps keep microcontrollers alive down to their lowest specified input voltage. Protection features include cycle-by-cycle current limit, overvoltage, and thermal shutdown with automatic recovery. The device also features a power-good monitor to ease powersupply sequencing.

The device operates over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ automotive temperature range and is available in a 16-pin TSSOP-EP package.

## Applications <br> Automotive <br> Industrial

Features

- Wide 3.5V to 28V Input Voltage Range
- 42V Input Transient Tolerance
- 5V Fixed or 1V to 10V Adjustable Output Voltage
- Integrated 2A Internal High-Side Switch
- Adjustable Switching Frequency (220kHz to 2.2MHz)
- Operates Through Cold Crank with High Duty Cycle
- Frequency Synchronization Input
- Internal Boost Diode
- 35 AA Skip-Mode Operating Current
- $5 \mu \mathrm{~A}$ Typical Shutdown Current
- Adjustable Power-Good Output Level and Timing
- 3.3V Logic Level to 42V Compatible Enable Input
- Current-Limit, Thermal-Shutdown, and Overvoltage Protections
- Automotive Temperature Range: $-\mathbf{4 0}{ }^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- AEC-Q100 Qualified


## Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :---: |
| MAX16974AUE $/ \mathrm{V}+$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 TSSOP-EP* |

$N$ denotes an automotive qualified part.
+Denotes a lead(Pb)-free/RoHS-compliant package.
*EP = Exposed pad.

Typical Application Circuit


For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maximintegrated.com.

# High-Voltage, 2.2MHz, 2A Automotive StepDown Converter with Low Operating Current 

## ABSOLUTE MAXIMUM RATINGS

| SUP, SUPSW, EN, LX to GND.. | -0.3 V to +45 V |
| :---: | :---: |
| SUP to SUPSW | -0.3V to +0.3V |
| BST to GND | .-0.3V to +47V |
| BST to LX | -0.3V to +6V |
| OUT to GND | -0.3 V to +12 V |
| RESETI, FOSC, COMP, BIAS, F | $\text { . }-0.3 \mathrm{~V} \text { to }+6 \mathrm{~V}$ |
| Output Short-Circuit Dur | Continuous |

Continuous Power Dissipation ( $\mathrm{TA}=+70^{\circ} \mathrm{C}$ )
TSSOP (derate $26.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )........... $2088.8 \mathrm{~mW}{ }^{\star}$ Operating Temperature Range ........................ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Junction Temperature ..................................................... $150^{\circ} \mathrm{C}$
Storage Temperature Range............................ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ................................ $+300^{\circ} \mathrm{C}$
Soldering Temperature (reflow) ...................................... $+260^{\circ} \mathrm{C}$
*As per JEDEC 51 standard (multilayer board).

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## PACKAGE THERMAL CHARACTERISTICS (Note 1)

TSSOP
Junction-to-Ambient Thermal Resistance ( $\theta \mathrm{JA}$ ) ....... $38.3^{\circ} \mathrm{C} / \mathrm{W}$
Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

## ELECTRICAL CHARACTERISTICS

(VSUP = VSUPSW $=14 \mathrm{~V}, \mathrm{~L} 1=4.7 \mu \mathrm{H}, \mathrm{V}$ EN $=14 \mathrm{~V}, \mathrm{CIN}=10 \mu \mathrm{~F}$, COUT $=22 \mu \mathrm{~F}, \mathrm{C}_{\text {BIAS }}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {BST }}=0.1 \mu \mathrm{~F}, \mathrm{C}$ CRES $=1 \mathrm{nF}$, RFOSC $=$ $12.1 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\mathrm{TJ}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | VSUP | Normal operation | 3.5 |  | 28 | V |
| Supply Current | ISUP | Normal operation, ILOAD $=1.5 \mathrm{~A}$ |  | 2 | 3 | mA |
|  |  | Skip mode, no load, VOUT $=5 \mathrm{~V}$ |  | 35 | 50 | $\mu \mathrm{A}$ |
| Shutdown Supply Current |  | $\mathrm{V}_{\text {EN }}=0 \mathrm{~V}$ |  | 5 | 10 | $\mu \mathrm{A}$ |
| BIAS Regulator Voltage | VBIAS | VSUP $=$ VSUPSW $=6 \mathrm{~V}$ to 42 V , $\mathrm{V}_{\text {OUT }}>6 \mathrm{~V}$ | 4.9 | 5.1 | 5.5 | V |
| BIAS Undervoltage Lockout | Vuvbias | $V_{\text {BIAS }}$ rising | 2.85 | 3.05 | 3.25 | V |
| BIAS Undervoltage Lockout Hysteresis | VUVBIAS_ HYS |  |  | 350 |  | mV |
| Thermal-Shutdown Threshold |  |  |  | 175 |  | ${ }^{\circ} \mathrm{C}$ |
| OUTPUT VOLTAGE (OUT) |  |  |  |  |  |  |
| Output Voltage | Vout | Normal operation, $\mathrm{V}_{\text {FB }}=\mathrm{V}_{\mathrm{BIAS}}$, $\operatorname{LLOAD}=2 \mathrm{~A}$, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 4.95 | 5 | 5.05 | V |
|  |  | $\begin{aligned} & \text { Normal operation, VFB }=\text { VBIAS, ILOAD }=2 \mathrm{~A} \text {, } \\ & -40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C} \end{aligned}$ | 4.9 | 5 | 5.1 |  |
| Skip-Mode Output Voltage | VOUT_SKIP | No load, $\mathrm{V}_{\text {FB }}=\mathrm{V}_{\text {BIAS }}$ (Note 2) | 4.95 | 5.05 | 5.2 | V |
| Load Regulation |  | $V_{\text {OUT }}=5 \mathrm{~V}, \mathrm{~V}_{\text {FB }}=\mathrm{V}_{\text {BIAS }} ; 400 \mathrm{~mA}$ < ILOAD $<2 \mathrm{~A}$ |  | 1 |  | \% |
| Line Regulation |  | 6 V < VSUP < 28 V |  | 0.02 |  | \%/V |
| BST Input Current | IBST | 100\% duty cycle, VBST - VLX $=5 \mathrm{~V}$ |  | 1.5 | 3 | mA |
| LX Current Limit | lLX |  | 2.5 | 3 | 3.5 | A |
| Skip-Mode Current Threshold | ISKIP_TH |  |  | 240 |  | mA |

## High-Voltage, 2.2MHz, 2A Automotive StepDown Converter with Low Operating Current

## ELECTRICAL CHARACTERISTICS (continued)

(VSUP = VSUPSW $=14 \mathrm{~V}, \mathrm{~L} 1=4.7 \mu \mathrm{H}, \mathrm{V}_{\mathrm{EN}}=14 \mathrm{~V}, \mathrm{CIN}=10 \mu \mathrm{~F}, \mathrm{COUT}=22 \mu \mathrm{~F}, \mathrm{C}_{\text {BIAS }}=1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{BST}}=0.1 \mu \mathrm{~F}, \mathrm{C}$ CRES $=1 \mathrm{nF}$, RFOSC $=$ $12.1 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{J}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power-Switch On-Resistance | Ron | RON measured between SUPSW and LX, lLX $=500 \mathrm{~mA}$ |  | 185 | 400 | $\mathrm{m} \Omega$ |
| LX Leakage Current | ILX,LEAK | VSUP $=28 \mathrm{~V}, \mathrm{VLX}^{2}=0 \mathrm{~V}, \mathrm{TA}=+25^{\circ} \mathrm{C}$ |  |  | 1 | $\mu \mathrm{A}$ |
|  |  | VSUP $=28 \mathrm{~V}, \mathrm{VLX}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ |  | 0.04 |  |  |
| TRANSCONDUCTANCE AMPLIFIER (COMP) |  |  |  |  |  |  |
| FB Input Current | IFB |  |  | 20 |  | nA |
| FB Regulation Voltage | $V_{\text {FB }}$ | FB connected to an external resistive divider, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 0.99 | 1.0 | 1.01 | V |
|  |  | FB connected to an external resistive divider, $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$ | 0.985 | 1.0 | 1.015 |  |
| FB Line Regulation | $\Delta \mathrm{V}$ LINE | 6 V < $\mathrm{V}^{\text {SUP }}<28 \mathrm{~V}$ |  | 0.02 |  | \%/V |
| Transconductance (from FB to COMP) | gm,EA | $V_{F B}=1 \mathrm{~V}, \mathrm{~V}_{\mathrm{BI}} \mathrm{AS}=5 \mathrm{~V}$ |  | 1000 |  | $\mu \mathrm{S}$ |
| Minimum On-Time | tMIN,ON |  |  | 120 |  | ns |
| Cold-Crank Event Duty Cycle | DCcc |  |  | 92 |  | \% |
| OSCILLATOR FREQUENCY |  |  |  |  |  |  |
| Oscillator Frequency |  | RFOSC $=120 \mathrm{k} \Omega$ | 190 | 260 | 310 | kHz |
|  |  | RFOSC $=12.1 \mathrm{k} \Omega$ | 2.00 | 2.20 | 2.48 | MHz |
| EXTERNAL CLOCK INPUT (FSYNC) |  |  |  |  |  |  |
| External Input Clock Acquisition Time | tFSYNC |  |  | 4 |  | Cycles |
| External Input Clock High Threshold | VFSYNC_HI | VFSYNC rising | 1.5 |  |  | V |
| External Input Clock Low Threshold | VFSYNC_LO | VFSYNC falling |  |  | 0.5 | V |
| FSYNC Pulldown Resistance | IFSYNC |  |  | 510 |  | $\mathrm{k} \Omega$ |
| Soft-Start Time | tss | fsw $=220 \mathrm{kHz}$ |  | 9.3 |  | ms |
|  |  | $\mathrm{fSW}=2.2 \mathrm{MHz}$ |  | 0.93 |  |  |
| ENABLE INPUT (EN) |  |  |  |  |  |  |
| Enable-On Threshold Voltage Low | VEN_LO |  |  |  | 0.7 | V |
| Enable-On Threshold Voltage High | VEN_HI |  | 2.2 |  |  | V |
| Enable Threshold Voltage Hysteresis | VEN,HYS |  |  | 0.35 |  | V |
| Enable Input Current | IEN |  |  | 0.5 |  | $\mu \mathrm{A}$ |
| RESET |  |  |  |  |  |  |
| Reset Internal Switching Level | VTH_RISING | $V_{\text {FB }}$ rising, $\mathrm{V}_{\text {RESETI }}=0 \mathrm{~V}$ | 0.88 | 0.90 | 0.92 | V |
|  | VTH_FALLING | $V_{\text {FB }}$ falling, $\mathrm{V}_{\text {RESETI }}=0 \mathrm{~V}$ | 0.83 | 0.85 | 0.87 |  |
| RESETI Threshold Voltage | VRESETI_LO | VRESETI falling | 1.13 | 1.2 | 1.27 | V |
| CRES Threshold Voltage | VCRES_HI | VCRES rising | 1.1 | 1.25 | 1.45 | V |
| CRES Threshold Hysteresis | VCRES_HYS |  |  | 0.04 |  | V |
| RESETI Input Current | IRESET | $\mathrm{V}_{\text {RESETI }}=0 \mathrm{~V}$ |  | 0.02 |  | $\mu \mathrm{A}$ |

## MAX16974

## High-Voltage, 2.2MHz, 2A Automotive Step- <br> Down Converter with Low Operating Current

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{S U P}=V_{S U P S W}=14 \mathrm{~V}, \mathrm{~L} 1=4.7 \mu \mathrm{H}, \mathrm{V}_{\mathrm{EN}}=14 \mathrm{~V}, \mathrm{CIN}^{2}=10 \mu \mathrm{~F}, \mathrm{COUT}=22 \mu \mathrm{~F}, \mathrm{C}_{\text {BIAS }}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {BST }}=0.1 \mu \mathrm{~F}, \mathrm{C}\right.$ CRES $=1 \mathrm{nF}, \mathrm{R}_{\mathrm{FOSC}}=$ $12.1 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CRES Source Current | ICRES | Vout in regulation | 9.5 | 10 | 10.5 | $\mu \mathrm{A}$ |
| CRES Pulldown Current | ICRES_PD | VOUT out of regulation | 1 |  |  | mA |
| $\overline{\mathrm{RES}}$ Sink Current |  | $V_{\text {RES }}$ pulls low, $V_{\text {RES }}>0.4 \mathrm{~V}$ | 1 |  |  | mA |
| $\overline{\mathrm{RES}}$ Leakage Current (OpenDrain Output) |  | Vout in regulation, $\mathrm{TA}^{\prime}=+25^{\circ} \mathrm{C}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Reset Debounce Time | tres_DEB | $V_{\text {RESETI }}$ falling |  | 25 |  | $\mu \mathrm{s}$ |

Note 2: Guaranteed by design; not production tested.

## Typical Operating Characteristics

$\left(\mathrm{V}\right.$ SUP $=\mathrm{V}$ SUPSW $=14 \mathrm{~V}$, $\mathrm{VOUT}^{2}=5 \mathrm{~V}, \mathrm{FSYNC}=\mathrm{GND}, \mathrm{fOSC}=400 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. See Figure 1.)


# High-Voltage, 2.2MHz, 2A Automotive StepDown Converter with Low Operating Current 

Typical Operating Characteristics (continued)
$\left(\mathrm{V}\right.$ SUP $=\mathrm{V}$ SUPSW $=14 \mathrm{~V}$, VOUT $=5 \mathrm{~V}, \mathrm{FSYNC}=\mathrm{GND}, \mathrm{fOSC}=400 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. See Figure 1.)




## MAX16974

High-Voltage, 2.2MHz, 2A Automotive StepDown Converter with Low Operating Current

Typical Operating Characteristics (continued)
$\left(V\right.$ SUP $=$ VSUPSW $=14 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{FSYNC}=\mathrm{GND}$, fOSC $=400 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. See Figure 1.)


FSYNC TRANSITION FROM INTERNAL TO EXTERNAL
FREQUENCY ( $5 \mathrm{~V} / 2.2 \mathrm{MHz}$ CONFIGURATION)



# High-Voltage, 2.2MHz, 2A Automotive StepDown Converter with Low Operating Current 

Typical Operating Characteristics (continued)
$\left(\mathrm{V}\right.$ SUP $=\mathrm{V}$ SUPSW $=14 \mathrm{~V}$, VOUT $=5 \mathrm{~V}$, FSYNC $=\mathrm{GND}$, foSC $=400 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. See Figure 1.)

OUTPUT RESPONSE TO SLOW INPUT RAMP UP
(5V/400kHz)


OUTPUT RESPONSE TO SLOW INPUT RAMP DOWN



## MAX16974

High-Voltage, 2.2MHz, 2A Automotive Step-
Down Converter with Low Operating Current


Figure 1. 3.3V Fixed Output Voltage Configuration


# High-Voltage, 2.2MHz, 2A Automotive StepDown Converter with Low Operating Current 

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | CRES | Analog Reset Timer. CRES sources $10 \mu \mathrm{~A}$ (typ) of current into an external capacitor to set the reset timeout period. Reset timeout period is defined as the time between the start of output regulation and $\overline{\mathrm{RES}}$ going high impedance. Leave unconnected for minimum delay time. |
| 2 | FOSC | Resistor-Programmable Switching-Frequency Setting Control Input. Connect a resistor from FOSC to GND to set the switching frequency. |
| 3 | FSYNC | Synchronization Input. The device synchronizes to an external signal applied to FSYNC. The external signal period must be 10\% shorter than the internal clock period for proper operation. |
| 4 | I.C. | Internally Connected. Connect to GND. |
| 5 | COMP | Error Amplifier Output. Connect an RC network from COMP to GND for stable operation. See the Compensation Network section for more details. |
| 6 | FB | Feedback Input. Connect an external resistive divider from OUT to FB and GND to set the output voltage. Connect to BIAS to set the output voltage to 5 V . |
| 7 | OUT | Supply Input. OUT provides power to the internal circuitry when the output voltage of the converter is set between 3 V and 5 V . |
| 8 | GND | Ground |
| 9 | BIAS | Linear Regulator Output. BIAS powers up the internal circuitry. Bypass with a $1 \mu \mathrm{~F}$ capacitor to ground. |
| 10 | BST | High-Side Driver Supply. Connect a $0.1 \mu \mathrm{~F}$ capacitor between LX and BST for proper operation. |
| 11 | SUP | Voltage Supply Input. SUP powers up the internal linear regulator. Connect a minimum of $1 \mu \mathrm{~F}$ capacitor from SUP to GND close to the IC. Connect SUP to SUPSW. |
| 12 | LX | Inductor Switching Node. Connect a Schottky diode between LX and GND. |
| 13 | SUPSW | Internal High-Side Switch Supply Input. SUPSW provides power to the internal switch. For most applications, connect $4.7 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ capacitors between SUPSW and GND close to the IC. See the Input Capacitor section for more details. |
| 14 | EN | Battery-Compatible Enable Input. Drive EN low to disable the device. Drive EN high to enable the device. |
| 15 | $\overline{\mathrm{RES}}$ | Open-Drain Active-Low Reset Output. $\overline{\mathrm{RES}}$ asserts when VOUT is below the reset threshold set by RESETI. |
| 16 | RESETI | Reset Threshold Level Input. Connect to a resistive divider to set the reset threshold for $\overline{\mathrm{RES}}$. Connect to GND to enable the internal reset threshold. |
| - | EP | Exposed Pad. Connect EP to a large-area contiguous copper ground plane for effective power dissipation. Do not use as the only IC ground connection. EP must be connected to GND. |

## High-Voltage, 2.2MHz, 2A Automotive StepDown Converter with Low Operating Current

## Detailed Description

The MAX16974 is a constant-frequency, current-mode, automotive buck converter with an integrated high-side switch. The device operates with 3.5 V to 28 V input voltages and tolerates input transients up to 42 V . During undervoltage events, such as cold-crank conditions, the internal pass device maintains up to $92 \%$ duty cycle.

An open-drain, active-low reset output helps monitor the output voltage. The device offers an adjustable reset threshold that helps keep microcontrollers alive down to their lowest specified input voltage. A capacitor programmable reset timeout ensures proper startup.

The switching frequency is resistor programmable from 220 kHz to 2.2 MHz to allow optimization for efficiency, noise, and board space. A clock input, FSYNC, allows the device to synchronize to an external clock.
During light-load conditions, the device enters skip mode that reduces the quiescent current down to $35 \mu \mathrm{~A}$. The 5V fixed output voltage option eliminates the need for external resistors and reduces the supply current by up to $50 \mu \mathrm{~A}$. See Figure 2 for the internal block diagram.

Supply Voltage Range (SUP)
The device's supply voltage range (VSUP) is compatible with the typical 3.5 V to 28 V automotive battery voltage range and can tolerate transients up to 42V.


Figure 2. Internal Block Diagram

# High-Voltage, 2.2MHz, 2A Automotive StepDown Converter with Low Operating Current 


#### Abstract

Linear Regulator Output (BIAS) The device includes a 5 V linear regulator, VBIAS, that provides power to the internal circuitry. Connect a $1 \mu \mathrm{~F}$ ceramic capacitor from BIAS to GND. If the output voltage is set between 3.0 V and 5.6 V , the internal linear regulator only provides power until the output is in regulation. The internal linear regulator turns off once the output is in regulation and load current is below 50 mA , allowing the output to provide power to the device.


External Clock Input (FSYNC) The device synchronizes to an external clock signal applied at FSYNC. The signal at FSYNC must have a $10 \%$ shorter period than the internal clock period for proper synchronization. The internal clock signal takes over if the externally applied signal has a frequency lower than the internal clock frequency.

## Adjustable Reset Level

The device features a programmable reset threshold using a resistive divider between OUT, RESETI, and GND. Connect RESETI to GND for the internal threshold. $\overline{\text { RES }}$ asserts low when the output voltage falls to $85 \%$ of its programmed level. $\overline{\mathrm{RES}}$ deasserts when the output voltage goes above $90 \%$ of its set voltage.
Some microprocessors have a wide input voltage range ( 5 V to 3.3 V ) and can operate during device dropout. Use a resistive divider at RESETI to adjust the reset activation level ( $\overline{\mathrm{RES}}$ goes low) to lower levels. The reference voltage at RESETI is 1.2 V (typ).
The device also offers a capacitor-programmable reset timeout period. Connect a capacitor from CRES to GND to adjust the reset timeout period. When the output voltage goes out of regulation, $\overline{\mathrm{RES}}$ asserts low, and the reset timing capacitor discharges with a 1 mA pulldown current. Once the output is back in regulation, the reset timing capacitor recharges with $10 \mu \mathrm{~A}$ (typ) current. $\overline{\mathrm{RES}}$ stays low until the voltage at CRES reaches 1.25 V (typ).

## Dropout Operation

The device has an effective maximum duty cycle to help refresh the BST capacitor when continuously operated in dropout. When the high-side switch is on for three consecutive clock cycles, the device forces the highside switch off during the final $35 \%$ of the fourth clock cycle. When the high-side switch is off, the LX node is pulled low by current flowing through the external

Schottky diode. This increases the voltage across the BST capacitor. To ensure that the inductor has enough current to pull LX to ground, an internal load sinks current from Vout when the device is close to dropout and when the external load is small. Once the input voltage is increased above the dropout region, the device continues to regulate without restarting.
If the device has neither external clock nor external load, the effective maximum duty cycle is $92 \%$ when operating deep into dropout. This effective maximum duty cycle is influenced by the external load and by the external synchronized clock, if any.

## System Enable (EN)

An enable-control input (EN) activates the device from its low-power shutdown mode. EN is compatible with inputs from automotive battery level down to 3.3 V . The highvoltage compatibility allows EN to be connected to SUP, KEY/KL30, or the INH pin of a CAN transceiver.
EN turns on the internal regulator. Once VBIAS is above the internal lockout level, VUVL $=3.05 \mathrm{~V}$ (typ), the controller activates and the output voltage ramps up within 2048 cycles of the switching frequency.
A logic-low at EN shuts down the device. During shutdown, the internal linear regulator and gate drivers turn off. Shutdown is the lowest power state and reduces the quiescent current to $5 \mu \mathrm{~A}$ (typ). Drive EN high to bring the device out of shutdown.

## Overvoltage Protection

The device includes an overvoltage protection circuit that protects the device when there is an overvoltage condition at the output. If the output voltage increases by more than $10 \%$ of its set voltage, the device stops switching. The device resumes regulation once the overvoltage condition is removed.

## Overload Protection

The overload protection circuitry is activated when the device is in current limit and VOUT is below the reset threshold. Under these conditions the device enters a soft-start mode. If the overcurrent condition is removed before the soft-start mode is over, the device regulates the output voltage to its set value. Otherwise, the softstart cycle repeats until the overcurrent condition is removed.

# High-Voltage, 2.2MHz, 2A Automotive StepDown Converter with Low Operating Current 

## Skip Mode

During light-load operation, linductor $\leq 240 \mathrm{~mA}$, the device enters skip-mode operation. Skip mode turns off the internal switch and allows the output to drop below regulation voltage before the switch is turned on again. The lower the load current, the longer it takes for the regulator to initiate a new cycle. Because the converter skips unnecessary cycles, the converter efficiency increases. During skip mode the quiescent current drops to $35 \mu \mathrm{~A}$.

## Overtemperature Protection

 Thermal-overload protection limits the total power dissipation in the device. When the junction temperature exceeds $+175^{\circ} \mathrm{C}$ (typ), an internal thermal sensor shuts down the internal bias regulator and the step-down controller, allowing the IC to cool. The thermal sensor turns on the device again after the junction temperature cools by $+15^{\circ} \mathrm{C}$.
## Applications Information

## Output Voltage/Reset Threshold

 Resistive Divider NetworkAlthough the device's output voltage and reset threshold can be set individually, Figure 3 shows a combined resistive divider network to set the desired output voltage and the reset threshold using three resistors. Use the following formula to determine the RFB3 of the resistive divider network:

$$
\mathrm{R}_{\text {FB3 }} \frac{\mathrm{R}_{\text {TOTAL }} \times V_{\text {REF }}}{\text { ouT }}
$$

where $\mathrm{V}_{\text {REF }}=1 \mathrm{~V}$, RTOTAL $=$ selected total resistance of RFB1, RFB2, and RFB3 in ohms, and VOUT is the desired output voltage in volts.

$$
R_{F B 2}=\frac{R_{T O T A L} \times V_{R E F \_R E S}}{V_{R E S}}-R_{F B 3}
$$

where $V_{\text {REF_RES }}$ is 1.2 V (see the Electrical Characteristics table), and VRES is the desired reset threshold in volts.
The precision of the reset threshold function is dependent on the tolerance of the resistors used for the divider. Care must be taken to choose the values of the resistors. Too small a resistor value adds to the device's quiescent current, whereas if the resistors are too large, there is some noise susceptibility to the FB pin.


Figure 3. Output Voltage/Reset Threshold Resistive Divider Network

## Boost Capacitor for Dropout Operation

The device has an internal boost capacitor refresh algorithm for dropout operation. This is required to ensure proper boost capacitor voltage, which delivers power to the gate drive circuitry. If the high-side MOSFET is on consecutively for 3.65 clock cycles, the internal counter detects this and turns off the high-side MOSFET for 0.35 clock cycles. This is of particular concern when VIN is falling and approaching VOUT and a minimum switching frequency of 220 kHz is used.
The worst-case condition for boost capacitor refresh time is with no load on the output. For the boost capacitor to recharge completely, the LX node must be pulled to ground. If there is no current in the inductor, the LX node does not go to ground. To solve this issue, an internal load of approximately 100 mA is turned on at the 6th clock cycle, which is determined by a separate counter.
In the worst-case condition with no load, the LX node does not go below ground during the first detect of the 3.65 clock cycles. It must wait for the next 3.65 clock cycles to finish. This means the soonest the LX node can go below ground is $4+3.65=7.65$ clock cycles. This time does not factor in the size of the inductor and the time it takes for the inductor current to build up to 100 mA (internal load).
So no-load minimum time before refresh is:

$$
\mathrm{dt}(\text { no load })=7.65 \text { clock cycles }=7.65 \times 5 \mu \mathrm{~s}
$$

$$
(\text { at } 220 \mathrm{kHz})=34.77 \mu \mathrm{~s}
$$

# High-Voltage, 2.2MHz, 2A Automotive StepDown Converter with Low Operating Current 



Figure 4. Switching Frequency vs. RFOSC

Assume a full 100 mA is needed to refresh the BST capacitor. Depending on the size of the inductor, the time it takes to build up a full 100 mA in the inductor is given by: dt (inductor) $=L \times$ di/dV (current buildup starts from the 6th clock cycle)
$\mathrm{L}=$ inductor value chosen in the design guide di is the required current $=100 \mathrm{~mA}$
$\mathrm{dV}=$ voltage across the inductor (assume this to be 0.5 V ), which means V IN is greater than Vout by 0.5 V

If dt (inductor) < 7.65-6 (clock cycles), the BST capacitor should be sized as follows:

> BST_CAP $\geq$ IBST(DROPOUT) $\times \mathrm{dt}($ no load)/dV (BST capacitor)
dt $($ no load $)=7.65$ clock cycles $=34.77 \mu \mathrm{~s}$
dV (BST capacitor) for ( 3.3 V to 5 V ) output $=$ VOUT -2.7 V ( 2.7 V is the minimum voltage allowed on the bst capacitor)
If dt (inductor) $>7.65-6$ clock cycles, then wait for the next count of 3.65 clock cycles making dt (no load) $=$ 11.65 clock cycles.

Considering the typical inductor values used for 220 kHz operation, the safe way to design the BST capacitor is to assume:
dt (no load) as 16 clock cycles
So the final BST_CAPACITOR equation is:

$$
\begin{aligned}
& \text { BST_CAP }=\underset{\text { capacitor) }}{\text { IBST(DROPOUT) }} \times \mathrm{dt}(\text { no load)/dV (BST }
\end{aligned}
$$

where:
$\operatorname{IBST}$ (DROPOUT) $=3 \mathrm{~mA}$ (worst case)
dt (no load) $=16$ clock cycles
dV (BST capacitor) $=$ VOUT -2.7 V .

## Reset Timeout Period

The device offers a capacitor-adjustable reset timeout period. Connect up to $0.1 \mu \mathrm{~F}$ capacitor from CRES to GND to set the timeout period. CRES can source $10 \mu \mathrm{~A}$ of current. Use the following formula to set the timeout period:

$$
\text { RESET_TIMEOUT }=\frac{1.25 \mathrm{~V} \times \mathrm{C}}{10 \times 10^{-6} \mathrm{~A}}(\mathrm{~s}),
$$

where C is the capacitor from CRES to GND in Farads.

## Internal Oscillator

The switching frequency (fsw) is set by a resistor (RFOSC) connected from FOSC to GND. See Figure 4 to select the correct RFOSC value for the desired switching frequency.
For example, a 2.2 MHz switching frequency is set with RFOSC $=12.1 \mathrm{k} \Omega$. Higher frequencies allow designs with lower inductor values and less output capacitance. Consequently, peak currents and I2R losses are lower at higher switching frequencies, but core losses, gatecharge currents, and switching losses increase.

## Inductor Selection

Three key inductor parameters must be specified for operation with the device: inductance value (L), inductor saturation current (ISAT), and DC resistance (RDCR). To select inductance value, the ratio of inductor peak-topeak AC current to DC average current (LIR) must be selected first. A good compromise between size and loss is a $30 \%$ peak-to-peak ripple current to average current ratio (LIR = 0.3). The switching frequency, input voltage, output voltage, and selected LIR determine the inductor value as follows:

$$
L=\frac{V_{\text {OUT }}\left(V_{\text {SUP }}-V_{\text {OUT }}\right)}{V_{\text {SUP }} \text { SWI OUTLIR }}
$$

where VSUP, VOUT, and IOUT are typical values so that efficiency is optimum for typical conditions. The switching frequency is set by RFOSC (see the Internal Oscillator section). The exact inductor value is not critical and can be adjusted to make trade-offs among size, cost, efficiency, and transient response requirements.

## High-Voltage, 2.2MHz, 2A Automotive StepDown Converter with Low Operating Current

## Table 1. Inductor Size Comparison

| INDUCTOR SIZE |  |
| :---: | :---: |
| SMALLER | LARGER |
| Lower price | Smaller ripple |
| Smaller form factor | Higher efficiency |
| Faster load response | Larger fixed-frequency <br> range in skip mode |

Table 1 shows a comparison between small and large inductor sizes.
The inductor value must be chosen so the maximum inductor current does not reach the minimum current limit of the device. The optimum operating point is usually found between $10 \%$ and $30 \%$ ripple current. When pulse skipping (light loads), the inductor value also determines the loadcurrent value at which PFM/PWM switchover occurs.
Find a low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. Most inductor manufacturers provide inductors in standard values, such as $1.0 \mu \mathrm{H}, 1.5 \mu \mathrm{H}, 2.2 \mu \mathrm{H}, 3.3 \mu \mathrm{H}$, etc. Also look for nonstandard values, which can provide a better compromise in LIR across the input voltage range. If using a swinging inductor (where the no-load inductance decreases linearly with increasing current), evaluate the LIR with properly scaled inductance values. For the selected inductance value, the actual peak-topeak inductor ripple current ( $\triangle$ IINDUCTOR) is defined by:

$$
\Delta_{\text {INDUCTOR }}=\frac{V_{\text {OUT }}\left(V_{\text {SUP }}-V_{\text {OUT }}\right)}{V_{\text {SUP }} \times f_{S W} \times L}
$$

where $\Delta$ IInductor is in $A, L$ is in $H$, and fsw is in Hz . Ferrite cores are often the best choices, although powdered iron is inexpensive and can work well at 220 kHz . The core must be large enough not to saturate at the peak inductor current (IPEAK):

$$
\left.I_{\text {PEAK }}=I_{\text {LOAD }} \text { MAX }\right)+\frac{\Delta_{\text {INDUCTOR }}}{2}
$$

## Input Capacitor

The input filter capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple on the input caused by the circuit's switching.
The input capacitor RMS current requirement (IRMS) is defined by the following equation:

$$
I_{\text {RMS }}=I_{\text {LOAD }(M A X)} \frac{\sqrt{V_{\text {OUT }}\left(V_{S U P}-V_{\text {OUT }}\right)}}{V_{\text {SUP }}}
$$

IRMS has a maximum value when the input voltage equals twice the output voltage (VSUP = 2VOUT), so $\operatorname{IRMS}(\mathrm{MAX})=\operatorname{ILOAD}(\mathrm{MAX}) / 2$.
Choose an input capacitor that exhibits less than $+10^{\circ} \mathrm{C}$ self-heating temperature rise at the RMS input current for optimal long-term reliability.
The input-voltage ripple is comprised of $\Delta \mathrm{VQ}$ (caused by the capacitor discharge) and $\Delta V_{\text {ESR }}$ (caused by the equivalent series resistance (ESR) of the capacitor). Use low-ESR ceramic capacitors with high ripple-current capability at the input. Assume the contribution from the ESR and capacitor discharge equal to $50 \%$. Calculate the input capacitance and ESR required for a specified input-voltage ripple using the following equations:

$$
\mathrm{ESR}_{\text {IN }}=\frac{\Delta V_{\text {ESR }}}{\mathrm{I}_{\text {OUT }}+\frac{\Delta l_{\mathrm{L}}}{2}}
$$

where:

$$
\Delta \mathrm{I}_{\mathrm{L}}=\frac{\left(\mathrm{V}_{\text {SUP }}-V_{\text {OUT }}\right) \times V_{\text {OUT }}}{V_{\text {SUP }} \times f_{S W} \times \mathrm{L}}
$$

and:

$$
\mathrm{C}_{\text {IN }}=\frac{\mathrm{I}_{\mathrm{OUT}} \times \mathrm{D}(1-\mathrm{D})}{\Delta \mathrm{V}_{\mathrm{Q}} \times \mathrm{f}_{S W}} \text { and } \mathrm{D}=\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {SUPSW }}}
$$

where IOUT is the maximum output current, and $D$ is the duty cycle.

## Output Capacitor

The output filter capacitor must have low enough ESR to meet output ripple and load-transient requirements, yet have high enough ESR to satisfy stability requirements. The output capacitance must be high enough to absorb the inductor energy while transitioning from full-load to no-load conditions without tripping the overvoltage fault protection. When using high-capacitance, low-ESR capacitors, the filter capacitor's ESR dominates the output voltage ripple. So the size of the output capacitor depends on the maximum ESR required to meet the output voltage ripple (VRIPPLE(P-P)) specifications:

$$
V_{\operatorname{RIPPLE}(P-P)}=E S R \times \operatorname{LOAD}(\mathrm{MAX}) \times \operatorname{LIR}
$$

The actual capacitance value required relates to the physical size needed to achieve low ESR, as well as to the chemistry of the capacitor technology. Thus, the capacitor is usually selected by ESR and voltage rating rather than by capacitance value.

# High-Voltage, 2.2MHz, 2A Automotive StepDown Converter with Low Operating Current 

When using low-capacity filter capacitors, such as ceramic capacitors, size is usually determined by the capacity needed to prevent VSAG and VSOAR from causing problems during load transients. Generally, once enough capacitance is added to meet the overshoot requirement, undershoot at the rising-load edge is no longer a problem (see the VSAG and VSOAR equations in the Transient Response section). However, low-capacity filter capacitors typically have high-ESR zeros that can affect the overall stability. Other important criteria in the choice of the total output capacitance are the device's soft-start time and maximum current capability (see the Soft-Start Time and Maximum Allowed Output Capacitance section).

## Soft-Start Time and Maximum Allowed Output Capacitance

 The device's soft-start time depends on the selected switching frequency. The soft-start time is fixed to 2048 cycles, regardless of the switching frequency. This means at 2.2 MHz the soft-start time is $\sim 0.93 \mathrm{~ms}$, and at 220 kHz the soft-start time is $\sim 9.3 \mathrm{~ms}$.The device is a 2A-capable switching regulator and the amount of load present at startup determines the total output capacitance allowed for a particular application.

$$
\begin{gathered}
\mathrm{C}_{\mathrm{OUT}(\mathrm{MAX})} \approx 2048 / \mathrm{f} \text { SW } \times \\
1 / \Delta \mathrm{V}_{\mathrm{OUT}} \times\left[\mathrm{I}_{\mathrm{LX}(\mathrm{MIN})}-\mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})}\right]
\end{gathered}
$$

Keeping the above equation in mind, see the following table to ensure that COUT is less than maximum allowed values.

| FREQUENCY = 400kHz |  |  |
| :---: | :---: | :---: |
| Vout (V) | ILOAD <br> (STARTUP) (A) | CoUT <br> (MAX ALLOWED) |
| 3.3 | 2 | $775 \mu \mathrm{~F}$ |
| 5 | 2 | $512 \mu \mathrm{~F}$ |
| 3.3 | 0 | 3.9 mF |
| 5 | 0 | 2.6 mF |
| FREQUENCY = 2.2MHz |  |  |
| Vout (V) | ILOAD <br> (STARTUP) (A) | CouT <br> (MAX ALLOWED) |
| 3.3 | 2 | $140 \mu \mathrm{~F}$ |
| 5 | 2 | $93 \mu \mathrm{~F}$ |
| 3.3 | 0 | $705 \mu \mathrm{~F}$ |
| 5 | 0 | $465 \mu \mathrm{~F}$ |

## Transient Response

The inductor ripple current also impacts transient response performance, especially at low VSUP - VOUT differentials. Low inductor values allow the inductor current to slew faster, replenishing charge removed from the output filter capacitors by a sudden load step. The total output-voltage sag is the sum of the voltage sag while the inductor is ramping up and the voltage sag before the next pulse can occur:
$\mathrm{V}_{\mathrm{SAG}}=\frac{\mathrm{L}\left(\Delta \mathrm{L}_{\mathrm{LOAD}(\mathrm{MAX})}\right)^{2}}{2 \mathrm{C}_{\text {OUT }}\left(\left(\mathrm{V}_{\text {SUP }} \times \mathrm{D}_{\text {MAX }}\right)-\mathrm{V}_{\text {OUT }}\right)}+\frac{\Delta \operatorname{l}_{\text {LOAD }(M A X)}(\mathrm{t}-\Delta \mathrm{t})}{\mathrm{C}_{\text {OUT }}}$
where DMAX is the maximum duty factor (see the Electrical Characteristics table), $L$ is the inductor value in $\mu \mathrm{H}$, COUT is the output capacitor value in $\mu \mathrm{F}, \mathrm{t}$ is the switching period (1/fsw) in $\mu \mathrm{s}$, and $\Delta \mathrm{t}$ equals (VOUT/ VSUP $\times \mathrm{t}$ when in fixed-frequency PWM mode, or $L \times 0.2$ x IMAX/(VSUP - VOUT) when in skip mode. The amount of overshoot (VSOAR) during a full-load to a no-load transient due to stored inductor energy can be calculated as:

$$
\mathrm{V}_{\mathrm{SOAR}} \approx\left(\Delta \mathrm{l}_{\mathrm{LOAD}(\mathrm{MAX})}\right)^{2} \times \mathrm{L} /\left(2 \times \mathrm{C}_{\mathrm{OUT}} \times \mathrm{V}_{\mathrm{OUT}}\right)
$$

Rectifier Selection The device requires an external Schottky diode rectifier as a freewheeling diode. Connect this rectifier close to the device using short leads and short PCB traces. Choose a rectifier with a continuous current rating greater than the highest output current-limit threshold (3.5A), and with a voltage rating greater than the maximum expected input voltage, VSUPSW. Use a low forward-voltage-drop Schottky rectifier to limit the negative voltage at LX. Avoid higher than necessary reverse-voltage Schottky rectifiers that have higher forward-voltage drops.

## Compensation Network

The device uses an internal transconductance error amplifier with its inverting input and output available to the user for external frequency compensation. The output capacitor and compensation network determine the loop stability. The inductor and the output capacitor are chosen based on performance, size, and cost. Additionally, the compensation network optimizes the control-loop stability.
The controller uses a current-mode control scheme that regulates the output voltage by forcing the required current through the external inductor, so the device uses

## High-Voltage, 2.2MHz, 2A Automotive StepDown Converter with Low Operating Current

the voltage drop across the high-side MOSFET. Currentmode control eliminates the double pole in the feedback loop caused by the inductor and output capacitor resulting in a smaller phase shift and requiring less elaborate error-amplifier compensation than voltage-mode control. A simple single-series resistor ( $\mathrm{R}_{\mathrm{C}}$ ) and capacitor ( $\mathrm{C}_{\mathrm{C}}$ ) are all that is required to have a stable, high-bandwidth loop in applications where ceramic capacitors are used for output filtering (Figure 5). For other types of capacitors, due to the higher capacitance and ESR, the frequency of the zero created by the capacitance and ESR is lower than the desired closed-loop crossover frequency. To stabilize a nonceramic output capacitor loop, add another compensation capacitor (CF) from COMP to GND to cancel this ESR zero.
The basic regulator loop is modeled as a power modulator, output feedback divider, and an error amplifier. The power modulator has a DC gain set by gmc $\times$ RLOAD, with a pole and zero pair set by RLOAD, the output capacitor (COUT), and its ESR. The following equations approximate the value for the gain of the power modulator (GAINMOD(DC)), neglecting the effect of the ramp stabilization. Ramp stabilization is necessary when the duty cycle is above $50 \%$ and is internally done for the device.

$$
\mathrm{GAIN}_{\mathrm{MOD}(\mathrm{DC})}=g_{\mathrm{mc}} \times \mathrm{R}_{\mathrm{LOAD}}
$$

where RLOAD $=$ VOUT/ILOUT(MAX) in $\Omega$ and $\mathrm{gmc}=3 \mathrm{~S}$.
In a current-mode step-down converter, the output capacitor, its ESR, and the load resistance introduce a pole at the following frequency:

$$
f_{\mathrm{pMOD}}=\frac{1}{2 \pi \times \mathrm{C}_{\text {OUT }} \times R_{\mathrm{LOAD}}}
$$

The output capacitor and its ESR also introduce a zero at:

$$
\mathrm{f}_{\mathrm{ZMOD}}=\frac{1}{2 \pi \times \mathrm{ESR} \times \mathrm{C}_{\mathrm{OUT}}}
$$

When COUT is composed of " $n$ " identical capacitors in parallel, the resulting COUT $=n \times \operatorname{COUT}(E A C H)$ and $\mathrm{ESR}=\mathrm{ESR}(\mathrm{EACH}) / n$. Note that the capacitor zero for a parallel combination of alike capacitors is the same as for an individual capacitor.
The feedback voltage-divider has a gain of GAINFB = VFB/VOUT, where VFB is 1 V (typ).


Figure 5. Compensation Network

The transconductance error amplifier has a DC gain of GAINEA(DC) $=9 m, E A \times$ ROUT,EA, where $g m, E A$ is the error amplifier transconductance, which is $1000 \mu \mathrm{~S}$ (typ), and ROUT,EA is the output resistance of the error amplifier $50 \mathrm{M} \Omega$.
A dominant pole (fdpEA) is set by the compensation capacitor (CC) and the amplifier output resistance (ROUT,EA). A zero (fZEA) is set by the compensation resistor ( $\mathrm{RC}_{\mathrm{C}}$ ) and the compensation capacitor (CC). There is an optional pole (fpEA) set by CF and Rc to cancel the output capacitor ESR zero if it occurs near the crossover frequency ( fc ), where the loop gain equals 1 (OdB)). Thus:

$$
\begin{gathered}
f_{\text {pdEA }}=\frac{1}{2 \pi \times C_{C} \times\left(R_{\text {OUT,EA }}+R_{C}\right)} \\
f_{z E A}=\frac{1}{2 \pi \times C_{C} \times R_{C}}
\end{gathered}
$$

$$
f_{p E A}=\frac{1}{2 \pi \times C_{F} \times R_{C}}
$$

The loop-gain crossover frequency (fc) should be set below $1 / 5$ th of the switching frequency and much higher than the power-modulator pole (fpMOD):

$$
f_{\mathrm{pMOD}} \ll \mathrm{f}_{\mathrm{C}} \leq \frac{\mathrm{f}_{\mathrm{SW}}}{5}
$$

# High-Voltage, 2.2MHz, 2A Automotive StepDown Converter with Low Operating Current 

The total loop gain as the product of the modulator gain, the feedback voltage-divider gain, and the error amplifier gain at fc should be equal to 1 . So:

$$
\mathrm{GAIN}_{\mathrm{MOD}(\mathrm{fC})} \times \frac{\mathrm{V}_{\mathrm{FB}}}{\mathrm{~V}_{\mathrm{OUT}}} \times \mathrm{GAIN}_{\mathrm{EA}(\mathrm{fC})}=1
$$

## For the case where $f_{z M O D}$ is greater than $f c$ :

$$
\begin{gathered}
\mathrm{GAIN}_{\mathrm{EA}(\mathrm{fC})}=\mathrm{g}_{\mathrm{m}, \mathrm{EA}} \times \mathrm{R}_{\mathrm{C}} \\
\mathrm{GAIN}_{\mathrm{MOD}(\mathrm{fC})}=\mathrm{GAIN}_{\mathrm{MOD}(\mathrm{DC})} \times \frac{\mathrm{f}_{\mathrm{pMOD}}}{\mathrm{f}_{\mathrm{C}}}
\end{gathered}
$$

Therefore:

$$
\operatorname{GAIN}_{\mathrm{MOD}(\mathrm{fC})} \times \frac{\mathrm{V}_{\mathrm{FB}}}{V_{\mathrm{OUT}}} \times \mathrm{g}_{\mathrm{m}, \mathrm{EA}} \times \mathrm{R}_{\mathrm{C}}=1
$$

Solving for RC:

$$
R_{\mathrm{C}}=\frac{\mathrm{V}_{\mathrm{OUT}}}{g_{\mathrm{m}, \mathrm{EA}} \times \mathrm{V}_{\mathrm{FB}} \times \mathrm{GAIN}_{\mathrm{MOD}(\mathrm{fC})}}
$$

Set the error-amplifier compensation zero formed by RC and $C C\left(f_{z E A}\right)$ at the $f_{p M O D}$. Calculate the value of $C C$ as follows:

$$
\mathrm{C}_{\mathrm{C}}=\frac{1}{2 \pi \times \mathrm{f}_{\mathrm{pMOD}} \times \mathrm{R}_{\mathrm{C}}}
$$

If $\mathrm{f}_{\mathrm{zMOD}}$ is less than $5 \times \mathrm{fC}$, add a second capacitor, CF, from COMP to GND and set the compensation pole formed by RC and CF (fpEA) at the $f_{z M O D}$. Calculate the value of CF as follows:

$$
\mathrm{C}_{\mathrm{F}}=\frac{1}{2 \pi \times \mathrm{f}_{\mathrm{ZMOD}} \times \mathrm{R}_{\mathrm{C}}}
$$

As the load current decreases, the modulator pole also decreases; however, the modulator gain increases accordingly and the crossover frequency remains the same.

## For the case where $\mathrm{f}_{\mathbf{Z} M O D}$ is less than fc :

The power-modulator gain at $\mathrm{f}_{\mathrm{C}}$ is:

$$
\mathrm{GAIN}_{\mathrm{MOD}(\mathrm{fC})}=\mathrm{GAIN}_{\mathrm{MOD}(\mathrm{DC})} \times \frac{\mathrm{f}_{\mathrm{pMOD}}}{\mathrm{f}_{\mathrm{zMOD}}}
$$

The error-amplifier gain at fc is:

$$
\mathrm{GAIN}_{\mathrm{EA}(\mathrm{fC})}=g_{\mathrm{m}, \mathrm{EA}} \times \mathrm{R}_{\mathrm{C}} \times \frac{\mathrm{f}_{\mathrm{ZMOD}}}{\mathrm{f}_{\mathrm{C}}}
$$

Therefore:

$$
\operatorname{GAIN}_{\mathrm{MOD}(\mathrm{fC})} \times \frac{V_{\mathrm{FB}}}{V_{\mathrm{OUT}}} \times g_{\mathrm{m}, \mathrm{EA}} \times R_{\mathrm{C}} \times \frac{f_{\mathrm{ZMOD}}}{f_{\mathrm{C}}}=1
$$

Solving for RC:

$$
R_{C}=\frac{V_{\text {OUT }} \times f_{C}}{g_{m, E A} \times V_{F B} \times G_{A I N}^{M O D(f C)} \times f_{\mathrm{ZMOD}}}
$$

Set the error-amplifier compensation zero formed by RC and $C C$ at the $f p M O D\left(f_{z E A}=f_{p M O D}\right)$ :

$$
\mathrm{C}_{\mathrm{C}}=\frac{1}{2 \pi \times \mathrm{f}_{\mathrm{pMOD}} \times \mathrm{R}_{\mathrm{C}}}
$$

If $\mathrm{f}_{\mathrm{ZMOD}}$ is less than $5 \times \mathrm{f}_{\mathrm{C}}$, add a second capacitor, CF , from COMP to GND. Set $f_{p E A}=f_{Z M O D}$ and calculate $\mathrm{C}_{\mathrm{F}}$ as follows:

$$
C_{F}=\frac{1}{2 \pi \times f_{z M O D} \times R_{C}}
$$

PCB Layout Guidelines
Careful PCB layout is critical to achieve low switching losses and clean, stable operation. Use a multilayer board whenever possible for better noise immunity and power dissipation. Follow these guidelines for good PCB layout:

1) Use a large contiguous copper plane under the IC package. Ensure that all heat-dissipating components have adequate cooling. The bottom pad of the device must be soldered down to this copper plane for effective heat dissipation and getting the full power out of the IC. Use multiple vias or a single large via in this plane for heat dissipation.
2) Isolate the power components and high-current path from the sensitive analog circuitry. This is essential to prevent any noise coupling into the analog signals.
3) Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation. The high-current path composed of input capacitor, high-side FET, inductor, and the output capacitor should be as short as possible.

## MAX16974

## High-Voltage, 2.2MHz, 2A Automotive StepDown Converter with Low Operating Current

4) Keep the power traces and load connections short. This practice is essential for high efficiency. Use thick copper PCBs (2oz vs. 1oz) to enhance full-load efficiency.
5) The analog signal lines should be routed away from the high-frequency planes. This ensures integrity of sensitive signals feeding back into the IC.
6) The ground connection for the analog and power section should be close to the IC. This keeps the ground current loops to a minimum. In cases where only one ground is used, enough isolation between analog return signals and high power signals must be maintained.
7) Ensure a high-frequency decoupling capacitor of $0.1 \mu \mathrm{~F}$ is placed next to the SUP pin of the IC. This capacitor prevents high-frequency noise from entering the SUP pin. Adding a resistor between the SUPSW and SUP pins along with the decoupling capacitor at the SUP pin is recommended to reduce noise sensitivity.

Chip Information
PROCESS: BiCMOS
Package Information
For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE <br> NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 16 TSSOP-EP | $\mathrm{U} 16 \mathrm{E}+3$ | $\underline{21-0108}$ | $\underline{90-0120}$ |

# High-Voltage, 2.2MHz, 2A Automotive StepDown Converter with Low Operating Current 

Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $11 / 10$ | Initial release | - |
| 1 | $7 / 11$ | Corrected the GAIN <br> section | 16 |
| 2 | $3 / 15$ | Updated first two lines in Absolute Maximum Ratings section fpMOD equations in the Compensation Network |  |
| 3 | $12 / 16$ | Changed BIAS Regulator Voltage max in Electrical Characteristics from 5.4 to 5.5 | 2 |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Switching Voltage Regulators category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
FAN53610AUC33X FAN53611AUC123X FAN48610BUC33X FAN48610BUC45X FAN48617UC50X R3 430464BB KE177614
MAX809TTR NCV891234MW50R2G NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG NCP81109GMNTXG
SCY1751FCCT1G NCP81109JMNTXG AP3409ADNTR-G1 LTM8064IY LT8315EFE\#TRPBF NCV1077CSTBT3G XCL207A123CR-G
MPM54304GMN-0002 MPM54304GMN-0003 XDPE132G5CG000XUMA1 DA9121-B0V76 LTC3644IY\#PBF MP8757GL-P
MIC23356YFT-TR LD8116CGL HG2269M/TR OB2269 XD3526 U6215A U6215B U6620S LTC3803ES6\#TR LTC3803ES6\#TRM
LTC3412IFE LT1425IS MAX25203BATJA/VY+ MAX77874CEWM + XC9236D08CER-G ISL95338IRTZ MP3416GJ-P BD9S201NUX-
CE2 MP5461GC-Z MPQ4415AGQB-Z MPQ4590GS-Z MCP1642B-18IMC MCP1642D-ADJIMC

