## 36V, 2A, 2.2MHz Step-Down Converter with Low Operating Current

## Benefits and Features

- Supports Up to 2A Loads without External FET Saves Space and Cost
- Integrated 2A Internal High-Side ( $70 \mathrm{~m} \Omega$ typ) Switch
- Fast Load-Transient Response and Current-Mode Architecture
- Direct Car Battery to Sub-5V Rail Conversion at Beyond 2 MHz Reduces External Component Count
- 5 V Fixed or 1 V to 10 V Adjustable Output Voltage
- High Duty Cycle During Undervoltage Transients
- Robust Input Voltage Up to 36V Supports Automotive Applications
- Wide 3.5 V to 36 V Input Voltage Range
- 42V Input Transients Tolerance
- Overvoltage, Undervoltage, Overtemperature, and Short-Circuit Protections
- Meets Tight OEM Power-Consumption Requirements with Low $\mathrm{I}_{\mathrm{Q}}$
- $30 \mu \mathrm{~A}$ Standby Mode Operating Current
- $5 \mu \mathrm{~A}$ Typical Shutdown Current
- Advanced Clock Capabilities Offer Further Reduction in EMI if Necessary to Enable Noise-Free System Design
- Adjustable Switching Frequency ( 1 MHz to 2.2 MHz )
- Frequency-Synchronization Input
- Spread Spectrum (Optional)


## Ordering Information appears at end of data sheet.

## Typical Application Circuit



## 36V, 2A, 2.2MHz Step-Down Converter with Low Operating Current

## Absolute Maximum Ratings



|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

*As per the JEDEC 51 standard (multilayer board).

## Package Thermal Characteristics (Note 1)

TSSOP
Junction-to-Ambient Thermal Resistance ( $\theta_{\mathrm{JA}}$ ) ....... $38.3^{\circ} \mathrm{C} / \mathrm{W}$
Junction-to-Case Thermal Resistance ( $\theta_{\mathrm{JC}}$ ) .................. $3^{\circ} \mathrm{C} / \mathrm{W}$

TQFN
Junction-to-Ambient Thermal Resistance ( $\theta_{\mathrm{JA}}$ ) .......... $35^{\circ} \mathrm{C} / \mathrm{W}$ Junction-to-Case Thermal Resistance ( $\theta_{\mathrm{JC}}$ ) .............. $2.7^{\circ} \mathrm{C} / \mathrm{W}$

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Electrical Characteristics

$\left(V_{S U P}=V_{S U P S W}=14 \mathrm{~V}, V_{E N}=14 \mathrm{~V}, C_{B I A S}=1 \mu F, R_{F O S C}=12 \mathrm{k} \Omega, T_{A}=T_{J}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage Range | $V_{\text {SUP }}$, <br> VSUPSW |  | 3.5 |  | 36 | V |
| Load-Dump Event Supply Voltage | V SUP_LD | $\mathrm{t}_{\text {LD }}<1 \mathrm{~s}$ |  |  | 42 | V |
| Supply Current | ISUP | $\mathrm{L}_{\text {LOAD }}=1.5 \mathrm{~A}$ |  | 3.5 |  | mA |
|  | ISUP_STANDBY | Standby mode, no load, $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$ |  | 30 | 60 | $\mu \mathrm{A}$ |
|  |  | Standby mode, no load, $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 30 | 45 |  |
| Shutdown Supply Current | $\mathrm{I}_{\text {SHDN }}$ | $V_{E N}=0 V$ |  | 5 | 12 | $\mu \mathrm{A}$ |
| BIAS Regulator Voltage | $V_{\text {BIAS }}$ | $\mathrm{V}_{\text {SUP }}=\mathrm{V}_{\text {SUPSW }}=6 \mathrm{~V}$ to 36 V | 4.7 | 5 | 5.3 | V |
| BIAS Undervoltage Lockout | VUVBIAS | $V_{\text {BIAS }}$ rising | 2.9 | 3.1 | 3.3 | V |
| BIAS Undervoltage-Lockout Hysteresis |  |  |  | 400 |  | mV |
| Thermal Shutdown Threshold |  |  |  | +175 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal-Shutdown Threshold Hysteresis |  |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics (continued)

$\left(V_{S U P}=V_{\text {SUPSW }}=14 \mathrm{~V}, V_{E N}=14 \mathrm{~V}, C_{B I A S}=1 \mu F, R_{F O S C}=12 k \Omega, T_{A}=T_{J}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTPUT VOLTAGE (OUT) |  |  |  |  |  |  |
| Output Voltage | VOUT | $\mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\text {BIAS }}$, normal operation | 4.925 | 5 | 5.075 | V |
| Skip-Mode Output Voltage | VOUT_SKIP | No load, $\mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\text {BIAS }}$ | 4.925 | 5 | 5.15 | V |
| Adjustable Output Voltage Range | Vout_ADJ | FB connected to external resistive divider | 1 |  | 10 | V |
| Load Regulation |  | $\mathrm{V}_{\text {FB }}=\mathrm{V}_{\text {BIAS }}, 30 \mathrm{~mA}<\mathrm{I}_{\text {LOAD }}<2 \mathrm{~A}$ |  | 0.5 |  | \% |
| Line Regulation |  | $\mathrm{V}_{\text {FB }}=\mathrm{V}_{\text {BIAS }}, 6 \mathrm{~V}<\mathrm{V}_{\text {SUPSW }}<36 \mathrm{~V}$ |  | 0.02 |  | \%/V |
| BST Input Current | $\mathrm{I}_{\text {BST_ON }}$ | High-side on, $\mathrm{V}_{\mathrm{BST}}-\mathrm{V}_{\mathrm{LX}}=5 \mathrm{~V}$ |  | 1.5 | 2.5 | mA |
| LX Current Limit | lıX | (Note 2) | 2.4 | 3 | 4 | A |
| Skip-Mode Threshold | ISKIP_TH |  |  | 300 |  | mA |
| Spread Spectrum |  | Spread spectrum enabled |  | 6 |  | \% |
| Power-Switch On-Resistance | $\mathrm{R}_{\mathrm{ON}}$ | $R_{\text {ON }}$ measured between SUPSW and LX, $\mathrm{I}_{\mathrm{LX}}=1 \mathrm{~A}, \mathrm{~V}_{\mathrm{BIAS}}=5 \mathrm{~V}$ |  | 70 | 150 | $\mathrm{m} \Omega$ |
| High-Side Switch Leakage Current |  | $\mathrm{V}_{\text {SUP }}=36 \mathrm{~V}, \mathrm{~V}_{\mathrm{LX}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 1 | $\mu \mathrm{A}$ |
| TRANSCONDUCTANCE AMPLIFIER (COMP) |  |  |  |  |  |  |
| FB Input Current | $\mathrm{I}_{\text {FB }}$ |  |  | 10 |  | nA |
| FB Regulation Voltage | $V_{\text {FB }}$ | FB connected to an external resistive divider; $0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$ | 0.99 | 1.0 | 1.01 | V |
|  |  | FB connected to an external resistive divider; $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}$ | 0.985 | 1.0 | 1.015 |  |
| FB Line Regulation | $\Delta \mathrm{V}_{\text {LINE }}$ | 6 V < $\mathrm{V}_{\text {SUP }}<36 \mathrm{~V}$ |  | 0.02 |  | \%/V |
| Transconductance (from FB to COMP) | gm | $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}, \mathrm{~V}_{\text {BIAS }}=5 \mathrm{~V}($ Note 2) |  | 900 |  | $\mu \mathrm{S}$ |
| Minimum On-Time | tON_MIN |  |  | 80 |  | ns |
| Maximum Duty Cycle | DCMAX | $\mathrm{f}_{\text {SW }}=2.2 \mathrm{MHz}$ |  | 98 |  | \% |
|  |  | $\mathrm{f}_{\text {SW }}=1 \mathrm{MHz}$ |  | 99 |  |  |
| OSCILLATOR FREQUENCY |  |  |  |  |  |  |
| Oscillator Frequency |  | $\mathrm{R}_{\text {FOSC }}=12 \mathrm{k} \Omega$ | 2.05 | 2.20 | 2.35 | MHz |
| EXTERNAL CLOCK INPUT (FSYNC) |  |  |  |  |  |  |
| FSYNC Input Current |  | $\mathrm{T}_{\mathrm{A}}$ at $+25^{\circ} \mathrm{C}$ |  |  | 1 | $\mu \mathrm{A}$ |
| External Input Clock Acquisition Time | ${ }^{\text {t }}$ SSYNC |  |  | 1 |  | Cycles |
| External Input Clock Frequency |  | (Note 2) | $\begin{gathered} \text { fosc + } \\ 10 \% \end{gathered}$ |  |  | Hz |
| External Input Clock High Threshold | $\mathrm{V}_{\text {FSYNC_HI }}$ | $V_{\text {FSYNC }}$ rising | 1.4 |  |  | V |

## Electrical Characteristics (continued)

$\left(V_{S U P}=V_{S U P S W}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=14 \mathrm{~V}, \mathrm{C}_{\text {BIAS }}=1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{FOSC}}=12 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| External Input Clock Low Threshold | $V_{\text {FSYNC_LO }}$ | $V_{\text {FSYNC }}$ falling |  |  | 0.4 | V |
| Soft-Start Time | tss |  |  | 8.5 |  | ms |
| ENABLE INPUT (EN) |  |  |  |  |  |  |
| Enable Input-High Threshold | $\mathrm{V}_{\text {EN_HI }}$ |  | 2 |  |  | V |
| Enable Input-Low Threshold | $\mathrm{V}_{\text {EN_LO }}$ |  |  |  | 0.9 | V |
| Enable Threshold Voltage Hysteresis | $\mathrm{V}_{\mathrm{EN}, \mathrm{HYS}}$ |  |  | 0.2 |  | V |
| Enable Input Current | IEN | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 1 | $\mu \mathrm{A}$ |
| RESET |  |  |  |  |  |  |
| Output Overvoltage Trip Threshold | VOUT_OV |  | 105 | 110 | 115 | \%VFB |
| $\overline{\text { PGOOD Switching Level }}$ | VTH_RISING | $V_{\text {FB }}$ rising, $V_{\overline{\text { PGOOD }}}=$ high | 93 | 95 | 97 | \% $\mathrm{V}_{\mathrm{FB}}$ |
|  | $\mathrm{V}_{\text {TH_FALLING }}$ | $V_{F B}$ falling, $V_{\overline{P G O O D}}=$ low | 90 | 92.5 | 95 |  |
| $\overline{\text { PGOOD Debounce }}$ |  |  | 10 | 35 | 60 | $\mu \mathrm{s}$ |
| PGOOD Output Low Voltage |  | $\mathrm{I}_{\text {SINK }}=5 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\overline{\text { PGOOD Leakage Current }}$ |  | $\mathrm{V}_{\text {OUT }}$ in regulation, $\mathrm{T}_{\text {A }}=+25^{\circ} \mathrm{C}$ |  |  | 1 | $\mu \mathrm{A}$ |

Note 2: Guaranteed by design; not production tested.

Typical Operating Characteristics
$\left(V_{\text {SUP }}=V_{\text {SUPSW }}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=14 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FSYNC}}=0 \mathrm{~V}, \mathrm{R}_{\text {FOSC }}=12.1 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted..$)$


Typical Operating Characteristics (continued)
$\left(\mathrm{V}_{\text {SUP }}=\mathrm{V}_{\text {SUPSW }}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=14 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FSYNC}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{FOSC}}=12.1 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted..$)$


Typical Operating Characteristics (continued)
$\left(\mathrm{V}_{\text {SUP }}=\mathrm{V}_{\text {SUPSW }}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FSYNC}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{FOSC}}=12.1 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted..$)$


Vout vs. TEMPERATURE
( $5 \mathrm{~V} / 2.2 \mathrm{MHz}$ )


Vout line regulation
(5V/2.2MHz)



Vout Line regulation
( $5 \mathrm{~V} / 2.2 \mathrm{MHz}$ )


BIAS LOAD REGULATION
( $5 \mathrm{~V} / 2.2 \mathrm{MHz}$ )


Typical Operating Characteristics (continued)
$\left(\mathrm{V}_{\text {SUP }}=\mathrm{V}_{\text {SUPSW }}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FSYNC}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{FOSC}}=12.1 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


## Pin Configurations



## Pin Descriptions

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| TSSOP | TQFN |  |  |
| 1 | 15 | FSYNC | Synchronization Input. The device synchronizes to an external signal applied to FSYNC. The external clock frequency must be 10\% greater than the internal clock frequency for proper operation. Connect FSYNC to GND if the internal clock is used. |
| 2 | 16 | FOSC | Resistor-Programmable Switching-Frequency Setting Control Input. Connect a resistor from FOSC to GND to set the switching frequency. |
| 3 | 1 | $\overline{\text { PGOOD }}$ | Open-Drain, Active-Low Output. $\overline{\text { PGOOD }}$ asserts when $V_{\text {OUT }}$ is below the $92.5 \%$ regulation point. $\overline{\text { PGOOD }}$ deasserts when $\mathrm{V}_{\text {OUT }}$ is above the $95 \%$ regulation point. |
| 4 | 2 | OUT | Switch Regulator Output. OUT also provides power to the internal circuitry when the output voltage of the converter is set between 3 V and 5 V during standby mode. |
| 5 | 3 | FB | Feedback Input. Connect an external resistive divider from OUT to FB and GND to set the output voltage. Connect to BIAS to set the output voltage to 5 V . |
| 6 | 4 | COMP | Error-Amplifier Output. Connect an RC network from COMP to GND for stable operation. See the Compensation Network section for more details. |
| 7 | 5 | BIAS | Linear-Regulator Output. BIAS powers up the internal circuitry. Bypass with a $1 \mu \mathrm{~F}$ capacitor to ground. |
| 8 | 6 | GND | Ground |
| 9 | 7 | BST | High-Side Driver Supply. Connect a $0.1 \mu \mathrm{~F}$ capacitor between LX and BST for proper operation. |

Pin Descriptions (continued)

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :--- |
| TSSOP | TQFN |  | Voltage Supply Input. SUP powers up the internal linear regulator. Connect a $1 \mu F$ <br> capacitor to ground. |
| 10 | 8 | LX | Inductor Switching Node. Connect a Schottky diode between LX and GND. |
| 11,12 | 9,10 | SUPSW | Internal High-Side Switch-Supply Input. SUPSW provides power to the internal switch. <br> Connect a 1 $\mu$ F and 4.7 $\mu$ F capacitor to ground. |
| 13,14 | 11,12 | EN | SUP Voltage-Compatible Enable Input. Drive EN low to disable the device. Drive EN <br> high to enable the device. |
| 15 | 13 | I.C. | Internally Connected. Connect to ground for proper operation. <br> 16 |
| - | - | EP | Exposed Pad. Connect EP to a large-area contiguous copper ground plane for effective <br> power dissipation. Do not use as the only IC ground connection. EP must be connected <br> to GND. |

## Internal Block Diagram



## Detailed Description

The MAX16977 is a constant-frequency, current-mode, automotive buck converter with an integrated high-side switch. The device operates with input voltages from 3.5 V to 36 V and tolerates input transients up to 42 V . During undervoltage events, such as cold-crank conditions, the internal pass device maintains $98 \%$ duty cycle.
The switching frequency is resistor programmable from 1 MHz to 2.2 MHz to allow optimization for efficiency, noise, and board space. A synchronization input, FSYNC, allows the device to synchronize to an external clock frequency.
During light-load conditions, the device enters skip mode for high efficiency. The 5V fixed output voltage eliminates the need for external resistors and reduces the supply current to $30 \mu \mathrm{~A}$. See the Internal Block Diagram for more information.

## Wide Input Voltage Range (3.5V to 36V)

The device includes two separate supply inputs, SUP and SUPSW, specified for a wide 3.5 V to 36 V input voltage range. VSUP provides power to the device, and $V_{\text {SUPSW }}$ provides power to the internal switch. When the device is operating with a 3.5 V input supply, certain conditions such as cold crank can cause the voltage at SUPSW to drop below the programmed output voltage. As such, the device operates in a high duty-cycle mode to maintain output regulation.

## Linear-Regulator Output (BIAS)

The device includes a 5 V linear regulator, BIAS, that provides power to the internal circuitry. Connect a $1 \mu \mathrm{~F}$ ceramic capacitor from BIAS to GND.

## External Clock Input (FSYNC)

The device synchronizes to an external clock signal applied at FSYNC. The signal at FSYNC must have a $10 \%$ higher frequency than the internal clock frequency for proper synchronization.

## Soft-Start

The device includes an 8.5 ms fixed soft-start time for up to $500 \mu \mathrm{~F}$ capacitive load with a 2 A resistive load.

## Minimum On-Time

The device features a 80 ns minimum on-time that ensures proper operation at 2.2 MHz switching frequency and high differential voltage between the input and the output. This feature is extremely beneficial in automotive applications where the board space is limited and the converter
needs to maintain a well-regulated output voltage using an input voltage that varies from 9 V to 18 V . Additionally, the device incorporates an innovative design for fast-loop response that further ensures good output-voltage regulation during transients.

## System Enable (EN)

An enable-control input (EN) activates the device from its low-power shutdown mode. EN is compatible with inputs from automotive battery level down to 3.3 V . The highvoltage compatibility allows EN to be connected to SUP, KEY/KL30, or the INH pin of a CAN transceiver.
EN turns on the internal regulator. Once $\mathrm{V}_{\text {BIAS }}$ is above the internal lockout threshold, $\mathrm{V}_{\mathrm{UVL}}=3.1 \mathrm{~V}$ (typ), the converter activates and the output voltage ramps up within 8.5 ms .

A logic-low at EN shuts down the device. During shutdown, the internal linear regulator and gate drivers turn off. Shutdown is the lowest power state and reduces the quiescent current to $5 \mu \mathrm{~A}$ (typ). Drive EN high to bring the device out of shutdown.

## Overvoltage Protection

The device includes overvoltage protection circuitry that protects the device when there is an overvoltage condition at the output. If the output voltage increases by more than $110 \%$ of its set voltage, the device stops switching. The device resumes regulation once the overvoltage condition is removed.

## Fast Load-Transient Response

Current-mode buck converters include an integrator architecture and a load-line architecture. The integrator architecture has large loop gain but slow transient response. The load-line architecture has fast transient response but low loop gain. The device features an integrator architecture with innovative design to improve transient response. Thus, the device delivers high outputvoltage accuracy, plus the output can recover quickly from a transient overshoot, which could damage other on-board components during load transients.

## Overload Protection

The overload protection circuitry is triggered when the device is in current limit and VOUT is below the reset threshold. Under these conditions the device turns off the high-side switch for 16 ms and re-enters soft-start. If the overload condition is still present, the device repeats the cycle.

## Skip Mode/Standby Mode

During light-load operation, IINDUCTOR $\leq 185 \mathrm{~mA}$, the device enters skip mode operation. Skip mode turns off the majority of circuitry and allows the output to drop below regulation voltage before the switch is turned on again. The lower the load current, the longer it takes for the regulator to initiate a new cycle. Because the converter skips unnecessary cycles and turns off the majority of circuitry, the converter efficiency increases. When the high-side FET stops switching for more than $50 \mu \mathrm{~s}$, most of the internal circuitry, including LDO, draws power from $\mathrm{V}_{\text {OUT }}$ (for $\mathrm{V}_{\text {OUT }}=3 \mathrm{~V}$ to 5.5 V ), allowing current consumption from the battery to drop to only $30 \mu \mathrm{~A}$.

## Spread Spectrum

The IC has an internal spread-spectrum option to optimize EMI performance. This is factory set and the S-version of the IC should be ordered. For spread-spectrum-enabled ICs, the operating frequency is varied $\pm 6 \%$ up from the base 2.2 MHz frequency. The modulation signal is a triangular wave with a period of $400 \mu \mathrm{~s}$. Therefore, fOSC


Figure 1. Adjustable Output-Voltage Setting


Figure 2. Switching Frequency vs. RFOSC
ramps up $6 \%$ in $200 \mu$ s and then ramps down $6 \%$ and back to 2.2 MHz in $200 \mu \mathrm{~s}$. The cycle repeats. The $400 \mu \mathrm{~s}$ modulation period is fixed for other fOSC frequency. The internal spread spectrum is disabled if the IC is synced to an external clock. However, the IC accepts an external spread-spectrum clock.

## Overtemperature Protection

Thermal-overload protection limits the total power dissipation in the device. When the junction temperature exceeds $+175^{\circ} \mathrm{C}$ (typ), an internal thermal sensor shuts down the internal bias regulator and the step-down converter, allowing the IC to cool. The thermal sensor turns on the IC again after the junction temperature cools by $15^{\circ} \mathrm{C}$.

## Applications Information

## Setting the Output Voltage

Connect FB to BIAS for a fixed 5V output voltage. To set the output to other voltages between 1 V and 10 V , connect a resistive divider from output (OUT) to FB to GND (Figure 1). Calculate $\mathrm{R}_{\mathrm{FB} 1}$ (OUT to FB resistor) with the following equation:

$$
\mathrm{R}_{\mathrm{FB} 1}=\mathrm{R}_{\mathrm{FB} 2}\left[\left(\frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{FB}}}\right)-1\right]
$$

where $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}$ (see the Electrical Characteristics table).

## Internal Oscillator

The switching frequency (fSW) is set by a resistor (RFOSC) connected from FOSC to GND. See Figure 2 to select the correct RFOSC value for the desired switching frequency. For example, a 2.2 MHz switching frequency is set with $\mathrm{R}_{\text {FOSC }}=12 \mathrm{k} \Omega$. Higher frequencies allow designs with lower inductor values and less output capacitance. Consequently, peak currents and I2R losses are lower at higher switching frequencies, but core losses, gate charge currents, and switching losses increase.

## Inductor Selection

Three key inductor parameters must be specified for operation with the device: inductance value (L), inductor saturation current (ISAT), and DC resistance (RDCR). To select inductance value, the ratio of inductor peak-topeak AC current to DC average current (LIR) must be selected first. A good compromise between size and loss is a $30 \%$ peak-to-peak ripple current to average-current

## 36V, 2A, 2.2MHz Step-Down Converter with Low Operating Current

## Table 1. Inductor Size Comparison

| INDUCTOR SIZE |  |
| :---: | :---: |
| SMALLER | LARGER |
| Lower price | Smaller ripple |
| Smaller form factor | Higher efficiency |
| Faster load response | Larger fixed-frequency <br> range in skip mode |

The input capacitor RMS current requirement (I $\mathrm{I}_{\mathrm{RSS}}$ ) is defined by the following equation:

$$
\mathrm{I}_{\mathrm{RMS}}=\mathrm{I}_{\text {LOAD }}(\mathrm{MAX}) \frac{\sqrt{\mathrm{V}_{\text {OUT }}\left(\mathrm{V}_{\text {SUP }}-\mathrm{V}_{\text {OUT }}\right)}}{V_{\text {SUP }}}
$$

$I_{\text {RMS }}$ has a maximum value when the input voltage equals twice the output voltage ( $\mathrm{V}_{\text {SUP }}=2 \mathrm{~V}_{\text {OUT }}$ ), so $I_{\text {RMS }}(\mathrm{MAX})=I_{\text {LOAD }}(\mathrm{MAX}) / 2$.
Choose an input capacitor that exhibits less than $10^{\circ} \mathrm{C}$ self-heating temperature rise at the RMS input current for optimal long-term reliability.
The input-voltage ripple is composed of $\Delta \mathrm{V}_{\mathrm{Q}}$ (caused by the capacitor discharge) and $\Delta V_{E S R}$ (caused by the equivalent series resistance (ESR) of the capacitor). Use low-ESR ceramic capacitors with high ripple-current capability at the input. Assume the contribution from the ESR and capacitor discharge equal to $50 \%$. Calculate the input capacitance and ESR required for a specified input-voltage ripple using the following equations:

$$
\mathrm{ESR}_{\text {IN }}=\frac{\Delta V_{\text {ESR }}}{\text { IOUT }+\frac{\Delta I_{\mathrm{L}}}{2}}
$$

where

$$
\Delta I_{L}=\frac{\left(V_{\text {SUP }}-V_{\text {OUT }}\right) \times V_{\text {OUT }}}{V_{S U P} \times f_{S W} \times L}
$$

and

$$
\mathrm{C}_{\text {IN }}=\frac{\mathrm{I}_{\mathrm{OUT}} \times \mathrm{D}(1-\mathrm{D})}{\Delta \mathrm{V}_{\mathrm{Q}} \times \mathrm{f}_{S W}} \text { and } \mathrm{D}=\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {SUPSW }}}
$$

where lout is the maximum output current, and $D$ is the duty cycle.

## Output Capacitor

The output filter capacitor must have low enough ESR to meet output ripple and load-transient requirements, yet have high enough ESR to satisfy stability requirements.

## 36V, 2A, 2.2MHz Step-Down Converter with Low Operating Current

The output capacitance must be high enough to absorb the inductor energy while transitioning from full-load to no-load conditions without tripping the overvoltage fault protection. When using high-capacitance, low-ESR capacitors, the filter capacitor's ESR dominates the output-voltage ripple. So the size of the output capacitor depends on the maximum ESR required to meet the output-voltage ripple (VIPPLE(P-P)) specifications:

$$
\mathrm{V}_{\mathrm{RIPPLE}(P-P)}=\operatorname{ESR} \times \operatorname{ILOAD}(\mathrm{MAX}) \times \operatorname{LIR}
$$

The actual capacitance value required relates to the physical size needed to achieve low ESR, as well as to the chemistry of the capacitor technology. Thus, the capacitor is usually selected by ESR and voltage rating rather than by capacitance value.
When using low-capacity filter capacitors, such as ceramic capacitors, size is usually determined by the capacity needed to prevent voltage droop and voltage rise from causing problems during load transients. Generally, once enough capacitance is added to meet the overshoot requirement, undershoot at the rising load edge is no longer a problem. However, low-capacity filter capacitors typically have high-ESR zeros that can affect the overall stability.

## Rectifier Selection

The device requires an external Schottky diode rectifier as a freewheeling diode. Connect this rectifier close to the device using short leads and short PCB traces. Choose a rectifier with a voltage rating greater than the maximum expected input voltage, $\mathrm{V}_{\text {SUPSW }}$. Use a low forward-voltage-drop Schottky rectifier to limit the negative voltage at LX. Avoid higher than necessary reversevoltage Schottky rectifiers that have higher forwardvoltage drops.


Figure 3. Compensation Network

## Compensation Network

The device uses an internal transconductance error amplifier with its inverting input and its output available to the user for external frequency compensation. The output capacitor and compensation network determine the loop stability. The inductor and the output capacitor are chosen based on performance, size, and cost. Additionally, the compensation network optimizes the control-loop stability.
The controller uses a current-mode control scheme that regulates the output voltage by forcing the required current through the external inductor. The device uses the voltage drop across the high-side MOSFET to sense inductor current. Current-mode control eliminates the double pole in the feedback loop caused by the inductor and output capacitor, resulting in a smaller phase shift and requiring less elaborate error-amplifier compensation than voltagemode control. Only a simple single-series resistor ( $\mathrm{R}_{\mathrm{C}}$ ) and capacitor $\left(\mathrm{C}_{\mathrm{C}}\right)$ are required to have a stable, highbandwidth loop in applications where ceramic capacitors are used for output filtering (Figure 3). For other types of capacitors, due to the higher capacitance and ESR, the frequency of the zero created by the capacitance and ESR is lower than the desired closed-loop crossover frequency. To stabilize a nonceramic output capacitor loop, add another compensation capacitor ( $\mathrm{C}_{\mathrm{F}}$ ) from COMP to GND to cancel this ESR zero.
The basic regulator loop is modeled as a power modulator, output feedback divider, and an error amplifier. The power modulator has a DC gain set by gmc $\times$ RLOAD, with a pole and zero pair set by RLOAD, the output capacitor (COUT), and its ESR. The following equations allow to approximate the value for the gain of the power modulator ( $\operatorname{GAIN}_{\mathrm{MOD}(\mathrm{DC})}$ ), neglecting the effect of the ramp stabilization. Ramp stabilization is necessary when the duty cycle is above $50 \%$ and is internally done for the device.

$$
\operatorname{GAIN}_{\mathrm{MOD}(\mathrm{DC})}=g_{\mathrm{mc}} \times \mathrm{R}_{\mathrm{LOAD}}
$$

where $R_{\text {LOAD }}=V_{\text {OUT }} /$ LOUT(MAX) in $\Omega$ and $\mathrm{gmc}_{\mathrm{mc}}=3 \mathrm{~S}$.

## 36V, 2A, 2.2MHz Step-Down Converter with Low Operating Current

In a current-mode step-down converter, the output capacitor, its ESR, and the load resistance introduce a pole at the following frequency:

$$
\mathrm{f}_{\mathrm{pMOD}}=\frac{1}{2 \pi \times \mathrm{C}_{\mathrm{OUT}} \times R_{\mathrm{LOAD}}}
$$

The output capacitor and its ESR also introduce a zero at:

$$
\mathrm{f}_{\mathrm{ZMOD}}=\frac{1}{2 \pi \times \mathrm{ESR} \times \mathrm{C}_{\mathrm{OUT}}}
$$

When COUT is composed of " $n$ " identical capacitors in parallel, the resulting COUT $=\mathrm{n} \times \operatorname{COUT}(\mathrm{EACH})$ and $E S R=E S R(E A C H) / n$. Note that the capacitor zero for a parallel combination of alike capacitors is the same as for an individual capacitor.
The feedback voltage-divider has a gain of GAINFB $=$ $\mathrm{V}_{\mathrm{FB}} / \mathrm{V}_{\text {OUT }}$, where $\mathrm{V}_{\mathrm{FB}}$ is 1 V (typ).
The transconductance-error amplifier has a DC gain of GAINEA(DC) $=g_{m, E A} \times$ ROUT,EA, where $g m, E A$ is the error-amplifier transconductance, which is $900 \mu \mathrm{~S}$ (typ), and ROUT,EA is the output resistance of the error amplifier.
A dominant pole ( $f_{d p E A}$ ) is set by the compensation capacitor $\left(\mathrm{C}_{\mathrm{C}}\right)$ and the amplifier output resistance (ROUT,EA). A zero ( $\mathrm{f}_{\mathrm{ZEA}}$ ) is set by the compensation resistor ( $R_{C}$ ) and the compensation capacitor ( $\mathrm{C}_{\mathrm{C}}$ ). There is an optional pole ( $f_{p E A}$ ) set by $C_{F}$ and $R_{C}$ to cancel the output capacitor ESR zero if it occurs near the crossover frequency ( ${ }^{\mathrm{f}} \mathrm{C}$, where the loop gain equals 1 (0dB)). Thus:

$$
\begin{gathered}
f_{\text {pdEA }}=\frac{1}{2 \pi \times C_{C} \times\left(R_{\text {OUT,EA }}+R_{C}\right)} \\
f_{z E A}=\frac{1}{2 \pi \times C_{C} \times R_{C}} \\
f_{p E A}=\frac{1}{2 \pi \times C_{F} \times R_{C}}
\end{gathered}
$$

The loop-gain crossover frequency ( $\mathrm{f}_{\mathrm{C}}$ ) should be set below $1 / 5$ th of the switching frequency and much higher than the power-modulator pole ( $\mathrm{f}_{\mathrm{pMOD}}$ ):

$$
f_{\mathrm{pMOD}} \ll \mathrm{f}_{\mathrm{C}} \leq \frac{\mathrm{f}_{\mathrm{SW}}}{5}
$$

The total loop gain as the product of the modulator gain, the feedback voltage-divider gain, and the error-amplifier gain at $\mathrm{f}_{\mathrm{C}}$ should be equal to 1 . So:

$$
\mathrm{GAIN}_{\mathrm{MOD}(\mathrm{fC})} \times \frac{\mathrm{V}_{\mathrm{FB}}}{\mathrm{~V}_{\mathrm{OUT}}} \times \mathrm{GAIN}_{\mathrm{EA}(\mathrm{fC})}=1
$$

For the case where $\mathbf{f}_{\mathbf{Z M O D}}$ is greater than $\mathbf{f}_{\mathbf{C}}$ :

$$
\begin{gathered}
\mathrm{GAIN}_{\mathrm{EA}(\mathrm{fC})}=\mathrm{gm}_{\mathrm{m}, \mathrm{EA}} \times \mathrm{R}_{\mathrm{C}} \\
\mathrm{GAIN}_{\mathrm{MOD}(\mathrm{fC})}=\mathrm{GAIN}_{\mathrm{MOD}(\mathrm{DC})} \times \frac{\mathrm{f}_{\mathrm{pMOD}}}{\mathrm{f}_{\mathrm{C}}}
\end{gathered}
$$

Therefore:

$$
\operatorname{GAIN}_{\mathrm{MOD}(\mathrm{fC})} \times \frac{V_{\mathrm{FB}}}{V_{\mathrm{OUT}}} \times g_{\mathrm{m}, \mathrm{EA}} \times \mathrm{R}_{\mathrm{C}}=1
$$

Solving for $\mathrm{R}_{\mathrm{C}}$ :

$$
R_{C}=\frac{V_{\text {OUT }}}{g_{m, E A} \times V_{F B} \times G_{A I N}^{M O D(f C)}}
$$

Set the error-amplifier compensation zero formed by $\mathrm{R}_{\mathrm{C}}$ and $C_{C}\left(f_{z E A}\right)$ at the $f_{p M O D}$. Calculate the value of $C_{C}$ as follows:

$$
\mathrm{C}_{\mathrm{C}}=\frac{1}{2 \pi \times \mathrm{f}_{\mathrm{pMOD}} \times \mathrm{R}_{\mathrm{C}}}
$$

If $\mathrm{f}_{\mathrm{ZMOD}}$ is less than $5 \times \mathrm{f}_{\mathrm{C}}$, add a second capacitor, $\mathrm{C}_{\mathrm{F}}$, from COMP to GND and set the compensation pole formed by $R_{C}$ and $C_{F}\left(f_{p E A}\right)$ at the $f_{Z M O D}$. Calculate the value of $C_{F}$ as follows:

$$
C_{F}=\frac{1}{2 \pi \times f_{z M O D} \times R_{C}}
$$

As the load current decreases, the modulator pole also decreases; however, the modulator gain increases accordingly and the crossover frequency remains the same.

## For the case where $f_{\mathbf{Z M O D}}$ is less than $\mathrm{f}_{\mathbf{C}}$ :

The power-modulator gain at $\mathrm{f}_{\mathrm{C}}$ is:

$$
\mathrm{GAIN}_{\mathrm{MOD}(\mathrm{fC})}=\mathrm{GAIN}_{\mathrm{MOD}(\mathrm{DC})} \times \frac{\mathrm{f}_{\mathrm{pMOD}}}{\mathrm{f}_{\mathrm{ZMOD}}}
$$

The error-amplifier gain at $\mathrm{f}_{\mathrm{C}}$ is:

$$
\mathrm{GAIN}_{\mathrm{EA}(\mathrm{fC})}=g_{\mathrm{m}, \mathrm{EA}} \times \mathrm{R}_{\mathrm{C}} \times \frac{\mathrm{f}_{\mathrm{zMOD}}}{\mathrm{f}_{\mathrm{C}}}
$$

## MAX16977

## 36V, 2A, 2.2MHz Step-Down Converter with Low Operating Current

Therefore:

$$
\operatorname{GAIN}_{\mathrm{MOD}(\mathrm{fC})} \times \frac{V_{\mathrm{FB}}}{V_{\mathrm{OUT}}} \times g_{m, E A} \times R_{\mathrm{C}} \times \frac{f_{\mathrm{ZMOD}}}{f_{C}}=1
$$

Solving for $\mathrm{R}_{\mathrm{C}}$ :

$$
R_{\mathrm{C}}=\frac{\mathrm{V}_{\mathrm{OUT}} \times \mathrm{f}_{\mathrm{C}}}{g_{\mathrm{m}, \mathrm{EA}} \times \mathrm{V}_{\mathrm{FB}} \times \mathrm{GAIN}_{\mathrm{MOD}(\mathrm{fC})} \times \mathrm{f}_{\mathrm{zMOD}}}
$$

Set the error-amplifier compensation zero formed by $\mathrm{R}_{\mathrm{C}}$ and $C_{C}$ at the $f_{p M O D}\left(f_{z E A}=f_{p M O D}\right)$

$$
\mathrm{C}_{\mathrm{C}}=\frac{1}{2 \pi \times \mathrm{f}_{\mathrm{pMOD}} \times \mathrm{R}_{\mathrm{C}}}
$$

If $f_{\mathrm{ZMOD}}$ is less than $5 \times \mathrm{f}_{\mathrm{C}}$, add a second capacitor $\mathrm{C}_{\mathrm{F}}$ from COMP to GND. Set $f_{p E A}=f_{z M O D}$ and calculate $C_{F}$ as follows:

$$
C_{F}=\frac{1}{2 \pi \times f_{z M O D} \times R_{C}}
$$

## PCB Layout Guidelines

Careful PCB layout is critical to achieve low switching losses and clean, stable operation. Use a multilayer board whenever possible for better noise immunity and power dissipation. Follow these guidelines for good PCB layout:

1) Use a large contiguous copper plane under the IC package. Ensure that all heat-dissipating components
have adequate cooling. The bottom pad of the device must be soldered down to this copper plane for effective heat dissipation and for getting the full power out of the IC. Use multiple vias or a single large via in this plane for heat dissipation.
2) Isolate the power components and high-current path from the sensitive analog circuitry. This is essential to prevent any noise coupling into the analog signals.
3) Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation. The high-current path composed of input capacitor, high-side FET, inductor, and the output capacitor should be as short as possible.
4) Keep the power traces and load connections short. This practice is essential for high efficiency. Use thick copper PCBs (2oz vs. 1oz) to enhance full-load efficiency.
5) The analog signal lines should be routed away from the high-frequency planes. This ensures integrity of sensitive signals feeding back into the IC.
6) The ground connection for the analog and power section should be close to the IC. This keeps the ground current loops to a minimum. In cases where only one ground is used, enough isolation between analog return signals and high-power signals must be maintained.

## Chip Information

PROCESS: BiCMOS

## Ordering Information

| PART | SPREAD SPECTURM | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :---: | :---: |
| MAX16977RAUE/V+ | Disabled | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 TSSOP-EP* |
| MAX16977RAUE+ | Disabled | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 TSSOP-EP* |
| MAX16977SAUE/V+ | Enabled | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 TSSOP-EP* |
| MAX16977SAUE+ | Enabled | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 TSSOP-EP* |
| MAX16977RATE/V+ | Disabled | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 TQFN-EP* |
| MAX16977RATE+ | Disabled | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 TQFN-EP* |
| MAX16977SATE/V+ | Enabled | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 TQFN-EP* |
| MAX16977SATE+ | Enabled | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 TQFN-EP* |

$N$ denotes an automotive qualified part.

+ Denotes a lead(Pb)-free/RoHS-compliant package.
${ }^{*} E P=$ Exposed pad.


## Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a " + ", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE TYPE | PACKAGE CODE | OUTLINE NO. | LAND PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 16 TSSOP-EP | $\mathrm{U} 16 \mathrm{E}+3$ | $\underline{21-0108}$ | $\underline{90-0120}$ |
| $16 \mathrm{TQFN}-\mathrm{EP}$ | $\mathrm{T} 1655+4$ | $\underline{21-0140}$ | $\underline{90-0121}$ |

## Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $5 / 11$ | Initial release | - |
| 1 | $4 / 13$ | Added Spread Spectrum section, updated part numbers | 12,16 |
| 2 | $8 / 13$ | Updated the pole frequency and gain calculation equations in the Compensation <br> Network section | 14,15 |
| 3 | $2 / 15$ | Updated Benefits and Features section | 1 |
| 4 | $1 / 17$ | Changed Industrial/Military to Industrial in Applications section | 1 |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Switching Voltage Regulators category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
FAN53610AUC33X FAN53611AUC123X FAN48610BUC33X FAN48610BUC45X FAN48617UC50X R3 430464BB KE177614
MAX809TTR NCV891234MW50R2G NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG NCP81109GMNTXG
SCY1751FCCT1G NCP81109JMNTXG AP3409ADNTR-G1 LTM8064IY LT8315EFE\#TRPBF NCV1077CSTBT3G XCL207A123CR-G
MPM54304GMN-0002 MPM54304GMN-0003 XDPE132G5CG000XUMA1 DA9121-B0V76 LTC3644IY\#PBF MP8757GL-P
MIC23356YFT-TR LD8116CGL HG2269M/TR OB2269 XD3526 U6215A U6215B U6620S LTC3803ES6\#TR LTC3803ES6\#TRM
LTC3412IFE LT1425IS MAX25203BATJA/VY+ MAX77874CEWM + XC9236D08CER-G ISL95338IRTZ MP3416GJ-P BD9S201NUX-
CE2 MP5461GC-Z MPQ4415AGQB-Z MPQ4590GS-Z MCP1642B-18IMC MCP1642D-ADJIMC

