## General Description

The MAX17491 is a single-phase synchronous noninverting MOSFET driver. The MAX17491 is intended to work with controller ICs like the MAX8736, MAX8786, or MAX17030 in multiphase notebook CPU core regulators.

The regulators can either step down directly from the battery voltage to create the core voltage or step down from the main system supply. The single-stage conversion method allows the highest possible efficiency, while the 2-stage conversion at higher switching frequency provides the minimum possible physical size.
The low-side driver is optimized to drive $3 n F$ capacitive loads with $4 \mathrm{~ns} / 8 \mathrm{~ns}$ typical fall/rise times, and the highside driver with $8 \mathrm{~ns} / 10 \mathrm{~ns}$ typical fall/rise times. Adaptive dead-time control prevents shoot-through currents and maximizes converter efficiency.
The MAX17491 features improved zero crossing and UVLO performance over the MAX8791/MAX8791B.
The MAX17491 is available in a small, lead-free, 8-pin, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ TQFN package.

## Applications

- Notebooks/Desktops/Servers
- CPU Core Power Supplies
- Multiphase Step-Down Converters

Ordering Information appears at end of data sheet.

## Features

- Single-Phase Synchronous MOSFET Driver
- $0.5 \Omega$ Low-Side On-Resistance
- $0.7 \Omega$ High-Side On-Resistance
- 10ns Minimum Guaranteed Dead Time
- Integrated Boost "Diode"
- 2 V to 24 V Input Voltage Range
- Selectable Pulse-Skipping Mode
- Low-Profile, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$, TQFN Package

Typical Operating Circuit


| Absolute Maximum Ratings |
| :---: |
| $V_{\text {DD }}$ to GND ..............................................-0. 0.3 V to +6 V |
| SKIP to GND ..............................................-0.3V to +6.1 |
| PWM to GND..............................................-0.3V to +6 V |
| DL to GND........................................-0.3V to ( $\left.\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\right)$ |
| BST to GND ..............................................-0.3V to +36 V |
| DH to LX.......................................-0.3V to (V). $\mathrm{V}_{\text {BST }}+0.3 \mathrm{~V}$ ) |
| BST to $\mathrm{V}_{\mathrm{DD}}$............................................-0.3V to +30.10 |
|  |


| Continuous Power Dissipation |
| :--- |
| 8-Pin $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ TQFN |
| (derate $14.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) $\ldots \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~$ | $0^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Information

8 TQFN-EP

| Package Code | TQ833 +1 |
| :--- | :--- |
| Outline Number | $\underline{21-0136}$ |
| Land Pattern Number | $\underline{90-0066}$ |
| Thermal Resistance, Four-Layer Board: |  |
| Junction to Ambient $\left(\theta_{\mathrm{JA}}\right)$ | $69.54^{\circ} \mathrm{C} / \mathrm{W}^{*}$ |
| Junction to Case $\left(\theta_{\mathrm{JC}}\right)$ | $17.96^{\circ} \mathrm{C} / \mathrm{W}$ |

## *Based on JEDEC51-7

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.
Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

## Electrical Characteristics

(Circuit of Figure 1, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{SKIP}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage Range | $V_{D D}$ |  | 4.20 |  | 5.50 | V |
| $V_{D D}$ UndervoltageLockout Threshold | VuVLO(VDD) | Rising edge, PWM disabled below this level |  | 3.7 | 4.05 | V |
|  |  | Falling edge, PWM disabled below this level | 3.30 | 3.40 | 3.75 |  |
| Quiescent Supply Current ( $V_{D D}$ ) | IDD | PWM = open; after the shutdown hold time has expired |  | 0.08 | 0.20 | mA |
|  |  | $\overline{\mathrm{SKIP}}=\mathrm{GND}, \mathrm{PWM}=\mathrm{GND}, \mathrm{LX}=\mathrm{GND}$ <br> (after zero crossing); this state should be equivalent to low-power standby if $L X=$ GND |  | 0.15 | 0.30 |  |
|  |  | $\overline{\mathrm{SKIP}}=\mathrm{GND}$ or $\mathrm{V}_{\mathrm{DD}}, \mathrm{PWM}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{BST}}=5 \mathrm{~V}$ |  | 0.35 | 0.70 |  |
| DRIVERS |  |  |  |  |  |  |
| PWM Pulse Width | ton(MIN) | Minimum on-time |  | 50 |  | ns |
|  | toff(MIN) | Minimum off-time; required to allow the zero-crossing comparator time to settle to the proper state |  | 300 |  |  |
| DL Propagation Delay | tPWM-DL | PWM high-to-DL low |  | 15 |  | ns |

## Electrical Characteristics (continued)

(Circuit of Figure 1, $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\overline{\mathrm{SKIP}}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)


Note 1: Limits are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Maximum and minimum limits over temperature are guaranteed through correlation using statistical-quality-control (SQC) methods.

## Typical Operating Characteristics

(Circuit of Figure 1, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{DH}}=3 \mathrm{nF}, \mathrm{C}_{\mathrm{DL}}=3 \mathrm{nF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Typical Operating Characteristics (continued)

(Circuit of Figure 1, $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{C}_{\mathrm{DH}}=3 \mathrm{nF}, \mathrm{C}_{\mathrm{DL}}=3 \mathrm{nF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Pin Configuration

$\square$

## Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | BST | Boost Flying-Capacitor Connection. Gate-drive power supply for DH high-side gate driver. <br> Connect a 0.1 $\mu$ F or 0.22 $\mu$ F capacitor between BST and LX. |
| 2 | PWM | PWM Input. Noninverting DH control input from the controller IC: <br> Logic-high: DH = high (BST), DL = low (PGND). <br> Midlevel: After the midlevel hold time expires, the controller enters standby mode. DH and DL pulled low. <br> Logic-low: DH = low (LX), DL = high (VDD) when SKIP $=$ high. <br> Internal pullup and pulldown resistors create the midlevel and prevent the controller from triggering <br> an on-time if this input is left unconnected (not soldered properly) or driven by a high impedance. |
| 3 | GND | Power Ground for the DL Gate Drivers and Analog Ground. Connect exposed pad to GND. |
| 4 | DL | PWM Low-Side Gate-Driver Output. Swings between GND and VDD. DL forced high in shutdown. |
| 5 | VDD | Supply Voltage Input for the DL Gate Drivers. Connect to 4.2V to 5.5V supply and bypass to GND with a <br> $1 \mu \mathrm{~F}$ ceramic capacitor. |
| 6 | $\overline{\text { SKIP }}$ | Active-Low Pulse-Skipping Mode. Enable pulse-skipping mode (zero-crossing comparator enabled) when <br> the driver is operating in SKIP mode: <br> $\overline{\text { SKIP }=V_{\text {DD }} \text { PWM mode }}$SKIP $=$ GND skip mode <br> An internal pulldown current pulls the controller into the low-power pulse-skipping state if this input is left <br> unconnected (not soldered properly) or driven by a high impedance. |
| 7 | LX | Switching Node and Inductor Connection. Low-power supply for the DH high-side gate driver. <br> LX connects to the skip-mode zero-crossing comparator. |
| 8 | DH | External High-Side n-Channel MOSFET Gate-Driver Output. Swings between LX and BST. |
| - | EP | Exposed Pad. Connect to ground through multiple vias to reduce the thermal impedance. |



Figure 1. Test Circuit


Figure 2. Timing Diagram


Figure 3. Typical MOSFET-Driver Application Circuit
Table 1. Typical Components

| DESIGNATION | QTY | COMPONENT SUPPLIERS |
| :--- | :---: | :--- |
| $\mathrm{N}_{\mathrm{H}}$ | 1 per phase | Siliconix Si4860DY |
| $\mathrm{N}_{\mathrm{L}}$ | $1-2$ per phase | Siliconix Si 4336 DY |
| BST Capacitor $\left(\mathrm{C}_{\mathrm{BST}}\right)$ | 1 per phase | $0.1 \mu \mathrm{~F}$ or $0.22 \mu \mathrm{~F}$ ceramic capacitor |
| Schottky Diode | Optional | $3 \mathrm{~A}, 40 \mathrm{~V}$ Schottky diode |
| Inductor (L1) | 1 per phase | $0.36 \mu \mathrm{H}, 26 \mathrm{~A}, 0.9 \mathrm{~m} \Omega$ power inductor |
| Output Capacitors $\left(\mathrm{C}_{\mathrm{OUT}}\right)$ | $1-2$ per phase | $330 \mu \mathrm{~F}, 6 \mathrm{~m} \Omega$ per phase |
| Input Capacitors $\left(\mathrm{C}_{\mathrm{IN}}\right)$ | $1-2$ per phase | $10 \mu \mathrm{~F}, 25 \mathrm{~V} \times 5 \mathrm{R}$ ceramic capacitors |

## Detailed Description

The MAX17491 single-phase gate driver, along with the MAX8736, MAX8786, or MAX17030 multiphase controllers, provide flexible multiphase CPU core-voltage supplies. The low driver resistance allows up to 7A output peak current. Each MOSFET driver in the MAX17491 can drive 3 nF capacitive loads with only 9 ns propagation delay and $4 \mathrm{~ns} / 8 \mathrm{~ns}$ (typ) fall/rise times, allowing operation up to 3 MHz per phase. Larger capacitive loads are allowable but result in longer propagation and transition times. Adaptive dead-time control prevents shoot-through currents and maximizes converter efficiency while allowing operation with a variety of MOSFETs and PWM controllers. An input undervoltage-lockout (UVLO) circuit allows proper power-on sequencing.

## PWM Input

The drivers for the MAX17491 are disabled-DH and DL pulled low-if the PWM input remains in the midlevel window for at least 300ns (typ). Once the PWM signal is driven high or low, the MAX17491 immediately exits the low-current shutdown state and resumes active operation. Outside the shutdown state, the drivers are enabled based on the rising and falling thresholds specified in the Electrical Characteristics.

## MOSFET Gate Drivers (DH, DL)

The high-side driver (DH) has a $0.9 \Omega$ sourcing resistance and $0.7 \Omega$ sinking resistance, resulting in 2.2 A peak sourcing current and 2.7A peak sinking current with a 5 V supply voltage. The low-side driver (DL) has a typical $0.7 \Omega$ sourcing resistance and $0.3 \Omega$ sinking resistance, yielding 2.7 A peak sourcing current and 8 A peak sinking current. This reduces switching losses, making the MAX17491 ideal for both high-frequency and high-output-current applications.


Figure 4. Overview Block Diagram

## Adaptive Shoot-Through Protection

The DH and DL drivers are optimized for driving moderately sized high-side and larger low-side power MOSFETs. This is consistent with the low duty factor seen in the notebook CPU environment, where a large $\mathrm{V}_{\text {IN }}$ - VOUT differential exists. Two adaptive dead-time circuits monitor the DH and DL outputs and prevent the opposite-side FET from turning on until the other is fully off. The MAX17491 constantly monitors the low-side driver output (DL) voltage, and only allows the high-side driver to turn on only when DL drops below the adaptive threshold. Similarly, the controller monitors the high-side driver output (DH) and prevents the low side from turning on until DH falls below the adaptive threshold before allowing DL to turn on.
The adaptive driver dead time allows operation without shoot-through with a wide range of MOSFETs, minimizing delays and maintaining efficiency. There must be a low-resistance, low-inductance path from the DL and DH drivers to the MOSFET gates for the adaptive dead-time circuits to work properly; otherwise, the sense circuitry in
the MAX17491 interprets the MOSFET gates as off while charge actually remains. Use very short, wide traces (50 mils to 100 mils wide if the MOSFET is 1 in from the driver).

## Internal Boost Switch

The MAX17491 uses a bootstrap circuit to generate the necessary drive voltage to fully enhance the high-side n-channel MOSFET. The internal p-channel MOSFET creates an ideal diode, providing a low voltage drop between $\mathrm{V}_{\mathrm{DD}}$ and BST.

The selected high-side MOSFET determines appropriate boost capacitance values ( $\mathrm{C}_{\mathrm{BST}}$ in Figure 1), according to the following equation:

$$
\mathrm{C}_{\mathrm{BST}}=\mathrm{Q}_{\mathrm{GATE}} / \Delta \mathrm{V}_{\mathrm{BST}}
$$

where $Q_{G A T E}$ is the total gate charge of the high-side MOSFET and $\Delta V_{B S T}$ is the voltage variation allowed on the high-side MOSFET driver. Choose $\Delta \mathrm{V}_{\mathrm{BST}}=0.1 \mathrm{~V}$ to 0.2 V when determining $\mathrm{C}_{\mathrm{BST}}$. The boost flying capacitor should be a low equivalent-series resistance (ESR) ceramic capacitor.

## 5 V Bias Supply (VD)

$V_{D D}$ provides the supply voltage for the internal logic circuits. Bypass $V_{D D}$ with a $1 \mu \mathrm{~F}$ or larger ceramic capacitor to GND to limit noise to the internal circuitry. Connect these bypass capacitors as close as possible to the IC.

## Input Undervoltage Lockout

When $V_{D D}$ is below the UVLO threshold, DH and DL are held low. Once $\mathrm{V}_{\mathrm{DD}}$ is above the UVLO threshold and while PWM is low, DL is driven high and DH is driven low. This prevents the output of the converter from rising before a valid PWM signal is applied.

## Low-Power Pulse Skipping

The MAX17491 enters into low-power pulse-skipping mode when SKIP is pulled low. In skip mode, an inherent automatic switchover to pulse-frequency modulation (PFM) takes place at light loads. A zero-crossing comparator truncates the low-side switch on-time at the inductor current's zero crossing. The comparator senses the voltage across LX and GND. Once $\mathrm{V}_{\mathrm{LX}}-\mathrm{V}_{\mathrm{GND}}$ drops below the zero-crossing comparator threshold (see the Electrical Characteristics), the comparator forces DL low. This mechanism causes the threshold between pulse-skipping PFM and nonskipping PWM operation to coincide with the boundary between continuous and discontinuous inductor-current operation. The PFM/PWM crossover occurs when the load current of each phase is equal to $1 / 2$ the peak-to-peak ripple current, which is a function of the inductor value. For a battery input range of 7 V to 20 V , this threshold is relatively constant, with only a minor dependence on the input voltage due to the typically low duty cycles. The switching waveforms can appear noisy and asynchronous when light loading activates the pulse-skipping operation, but this is a normal operating condition that results in high light-load efficiency.

## Applications Information

## Power-MOSFET Selection

Most of the following MOSFET guidelines focus on the challenge of obtaining high load-current capability when using high-voltage (> 20V) AC adapters. Low-current applications usually require less attention. The high-side $\operatorname{MOSFET}\left(\mathrm{N}_{H}\right)$ must be able to dissipate the resistive losses plus the switching losses at both $\mathrm{V}_{\operatorname{IN}(\mathrm{MIN})}$ and $\mathrm{V}_{\operatorname{IN}(\mathrm{MAX})}$. Calculate both these sums. Ideally, the losses at $\operatorname{VIN}(\mathrm{MIN})$ should be roughly equal to losses at $\mathrm{V}_{\mathrm{IN}(\mathrm{MAX})}$, with lower losses in between. If the losses at $\mathrm{V}_{\mathrm{IN}(\mathrm{MIN})}$ are significantly higher than the losses at $\mathrm{V}_{\mathrm{IN}(\mathrm{MAX})}$, consider increasing the size of $\mathrm{N}_{\mathrm{H}}$ (reducing $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ but increasing $\mathrm{C}_{\mathrm{GATE}}$ ). Conversely, if the losses at $\operatorname{VIN}(\mathrm{MAX})$ are significantly
higher than the losses at $\mathrm{V}_{\operatorname{IN}(\mathrm{MIN})}$, consider reducing the size of $\mathrm{N}_{\mathrm{H}}$ (increasing $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ but reducing $\mathrm{C}_{\mathrm{GATE}}$ ). If $\mathrm{V}_{\text {IN }}$ does not vary over a wide range, the minimum power dissipation occurs where the resistive losses equal the switching losses. Choose a low-side MOSFET that has the lowest possible on-resistance ( $\left.\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}\right)$, comes in a moderate-sized package (i.e., one or two 8 -pin SOs, DPAK, or D2PAK), and is reasonably priced. Ensure that the DL gate driver can supply sufficient current to support the gate charge and the current injected into the parasitic gate-todrain capacitor caused by the high-side MOSFET turning on; otherwise, cross-conduction problems can occur.

## MOSFET Power Dissipation

Worst-case conduction losses occur at the duty factor extremes. For the high-side MOSFET $\left(\mathrm{N}_{\mathrm{H}}\right)$, the worstcase power dissipation due to resistance occurs at the minimum input voltage:

$$
\operatorname{PD}\left(N_{H} \text { RESISTIVE }\right)=\left(\frac{V_{O U T}}{V_{I N}}\right)\left(\frac{I_{\text {LOAD }}}{\eta_{\text {TOTAL }}}\right)^{2} R_{\mathrm{DS}(\mathrm{ON})}
$$

where $\eta_{T O T A L}$ is the total number of phases. Generally, a small high-side MOSFET is desired to reduce switching losses at high input voltages. However, the RDS(ON) required to stay within package-power dissipation often limits how small the MOSFETs can be. Again, the optimum occurs when the switching losses equal the conduction ( $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ ) losses. High-side switching losses do not usually become an issue until the input is greater than approximately 15 V .
Calculating the power dissipation in high-side MOSFETs $\left(\mathrm{N}_{\mathrm{H}}\right)$ due to switching losses is difficult since it must allow for difficult quantifying factors that influence the turn-on and turn-off times. These factors include the internal gate resistance, gate charge, threshold voltage, source inductance, and PCB layout characteristics.
The following switching-loss calculation provides only a very rough estimate and is no substitute for prototype evaluation, preferably including verification using a thermocouple mounted on $\mathrm{N}_{\mathrm{H}}$ :

$$
\begin{aligned}
& \operatorname{PD}\left(N_{H} \text { SWITCHING }\right)=\left(\frac{V_{I N(M A X)} \operatorname{l}_{\text {LOAD }}{ }^{f} S W}{n_{\text {TOTAL }}}\right)\left(\frac{Q_{G(S W)}}{I_{\text {GATE }}}\right)+ \\
& \frac{\mathrm{C}_{\text {OSS }} \mathrm{V}_{\text {IN }}{ }^{2} \mathrm{f}_{\text {SW }}}{2}
\end{aligned}
$$

where Coss is the $\mathrm{N}_{\mathrm{H}}$ MOSFET's output capacitance, $Q_{G(S W)}$ is the charge needed to turn on the high-side MOSFET, and IGATE is the peak gate-drive source/sink current (5A typ).

Switching losses in the high-side MOSFET can become an insidious heat problem when maximum AC adapter voltages are applied due to the squared term in the switching-loss equation above. If the high-side MOSFET chosen for adequate $R_{D S(O N)}$ at low battery voltages becomes extraordinarily hot when biased from $\mathrm{V}_{\mathrm{IN}}(\mathrm{MAX})$, consider choosing another MOSFET with lower parasitic capacitance.
For the low-side MOSFET ( $\mathrm{N}_{\mathrm{L}}$ ), the worst-case power dissipation always occurs at the maximum input voltage:
$P D\left(N_{L}\right.$ RESISTIVE $)=\left[1-\left(\frac{V_{\text {OUT }}}{V_{\text {IN }(M A X)}}\right)\right]\left(\frac{I_{\text {LOAD }}}{\eta_{\text {TOTAL }}}\right)^{2} R_{\text {DS }(O N)}$

The worst case for MOSFET power dissipation occurs under heavy load conditions that are greater than ILOAD(MAX), but are not quite high enough to exceed the current limit and cause the fault latch to trip. The MOSFETs must have a good-sized heatsink to handle the overload power dissipation. The heatsink can be a large copper field on the PCB or an externally mounted device.
An optional Schottky diode only conducts during the dead time when both the high-side and low-side MOSFETs are off. Choose a Schottky diode with a forward voltage low enough to prevent the low-side MOSFET body diode from turning on during the dead time, and a peak current rating higher than the peak inductor current. The Schottky diode must be rated to handle the average power dissipation per switching cycle. This diode is optional and can be removed if efficiency is not critical.

## IC Power Dissipation and Thermal Considerations

Power dissipation in the IC package comes mainly from driving the MOSFETs. Therefore, it is a function of both switching frequency and the total gate charge of the selected MOSFETs. The total power dissipation when both drivers are switching is given by:

$$
\mathrm{PD}(\mathrm{IC})=\mathrm{I}_{\mathrm{BIAS}} \times 5 \mathrm{~V}
$$

where $\mathrm{I}_{\mathrm{BIAS}}$ is the bias current of the 5 V supply calculated in the 5V Bias Supply ( $V_{D D}$ ) section. The rise in die temperature due to self-heating is given by the following formula:

$$
\Delta T_{J}=\theta_{J A} \times P D(I C)
$$

where $\mathrm{PD}(\mathrm{IC})$ is the power dissipated by the device, and $\theta_{\mathrm{JA}}$ is the package's thermal resistance. The typical thermal resistance is $69.54^{\circ} \mathrm{C} / \mathrm{W}$ for the $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ TQFN package.

## Avoiding dV/dt Turning on the Low-Side MOSFET

At high input voltages, fast turn-on of the high-side MOSFET can momentarily turn on the low-side MOSFET due to the high $\mathrm{dV} / \mathrm{dt}$ appearing at the drain of the lowside MOSFET. The high $\mathrm{dV} / \mathrm{dt}$ causes a current flow through the Miller capacitance ( $\mathrm{C}_{\text {RSS }}$ ) and the input capacitance ( $\mathrm{C}_{\text {ISS }}$ ) of the low-side MOSFET. Improper selection of the low-side MOSFET that results in a high ratio of $\mathrm{C}_{\mathrm{RSS}} / \mathrm{C}_{\text {ISS }}$ makes the problem more severe. To avoid this problem, minimize the ratio of $\mathrm{C}_{\text {RSS }} / \mathrm{C}_{\text {ISS }}$ when selecting the low-side MOSFET. Adding a $1 \Omega$ to $4.7 \Omega$ resistor between BST and $C_{B S T}$ can slow the high-side MOSFET turn-on. Similarly, adding a small capacitor from the gate to the source of the high-side MOSFET has the same effect. However, both methods work at the expense of increased switching losses.

## Layout Guidelines

The MAX17491 MOSFET driver sources and sinks large currents to drive MOSFETs at high switching speeds. The high di/dt can cause unacceptable ringing if the trace lengths and impedances are not well controlled. The following PCB layout guidelines are recommended when designing with the MAX17491:

1) Place all decoupling capacitors as close as possible to their respective IC pins.
2) Minimize the length of the high-current loop from the input capacitor, the upper switching MOSFET, and the low-side MOSFET back to the input-capacitor negative terminal.
3) Provide enough copper area at and around the switching MOSFETs and inductors to aid in thermal dissipation.
4) Connect GND of the MAX17491 as close as possible to the source of the low-side MOSFETs.
A sample layout is available in the MAX17030 evaluation kit.

## Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :--- |
| MAX17491GTA + | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 8 TQFN-EP* |

+Denotes a lead(Pb)-free/RoHS-compliant package. *EP $=$ Exposed pad.

Chip Information
PROCESS: BiCMOS

## Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $6 / 10$ | Initial release | - |
| 1 | $1 / 20$ | Updated the Package thermal resistance values. | 2,11 |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Gate Drivers category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
89076GBEST 00053P0231 $56956 \underline{57.404 .7355 .5} \underline{\text { LT4936 } 57.904 .0755 .05882900001 \text { 00600P0005 00-9050-LRPP 00-9090-RDPP }}$ 5951900000 01-1003W-10/32-15 0131700000 00-2240 LTP70N06 LVP640 5J0-1000LG-SIL LY1D-2-5S-AC120 LY2-US-AC240 LY3-UA-DC24 00576P0020 00600P0010 LZN4-UA-DC12 LZNQ2M-US-DC5 LZNQ2-US-DC12 LZP40N10 00-8196-RDPP 00-8274-RDPP 00-8275-RDNP 00-8722-RDPP 00-8728-WHPP 00-8869-RDPP 00-9051-RDPP 00-9091-LRPP 00-9291-RDPP 02071000000207400000 $01312 \underline{0134220000} \underline{60713816}$ M15730061 61161-90 61278-0020 6131-204-23149P 6131-205-17149P 6131-209-15149P 6131-218-17149P 6131-220-21149P 6131-260-2358P 6131-265-11149P

