## 36V, 220kHz to 2.2MHz, 2A/3A Fully Integrated Step-Down Converters with $15 \mu \mathrm{~A}$ Operating Current

## Benefits and Features

- Synchronous DC-DC Converter with Integrated FETs
- MAX20002 = 2A
- $\operatorname{MAX20003}=3 A$
- $15 \mu \mathrm{~A}$ Quiescent Current When in Standby Mode
- Small Solution Size Saves Space
- 220 kHz to 2.2 MHz Adjustable Frequency
- Programmable 1 V to 10 V Output for the Buck or Fixed 5V/3.3V Options Available
- Fixed 8ms Internal Soft-Start
- Fixed Output Voltage with $\pm 2 \%$ Output Accuracy (5V/3.3V) or Externally Resistor Adjustable (1V to 10 V ) with $\pm 1 \%$ FB Accuracy
- PGOOD Output and High-Voltage EN Input Simplify Power Sequencing
- Protection Features and Operating Range Ideal for Automotive Applications
- Operating $\mathrm{V}_{\mathrm{IN}}$ Range of 3.5 V to 36 V
- 42V Load-Dump Protection
- 99\% Duty-Cycle Operation with Low Dropout
- $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Automotive Temperature Range
- AEC-Q100 Qualified
- Fast and Accurate Overvoltage Protection Enables Fast Recovery from Automotive Transients (MAX20002C/D and MAX20003C/D)


## Ordering Information appears at end of data sheet.

## Typical Application Circuit/Block Diagram



# $36 \mathrm{~V}, 220 \mathrm{kHz}$ to $2.2 \mathrm{MHz}, 2 \mathrm{~A} / 3 \mathrm{~A}$ Fully Integrated Step-Down Converters with $15 \mu \mathrm{~A}$ Operating Current 

Absolute Maximum Ratings<br>SUP, SUPSW, LX, EN to PGND ............................-0.3V to +42 V<br>SUP to SUPSW.................................................... 0.3 V to +0.3 V<br>BIAS to AGND ........................................................-0.3V to +6 V<br>SPS, FOSC, COMP to AGND .................-0.3V to ( $\mathrm{V}_{\text {BIAS }}+0.3 \mathrm{~V}$ )<br>FSYNC, PGOOD, FB to AGND ...............-0.3V to (VBIAS + 0.3V)<br>OUT to PGND ......................................................-0.3V to +12 V<br>BST to LX...............................................................-0.3V to +6 V<br>AGND to PGND...................................................-0.3V to +0.3V

| us |  |
| :---: | :---: |
| Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) |  |
| 20-Pin TQFN (derate $33.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) .. 2666.7 mW |  |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Junction Temperature | $\ldots . .150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, | $\ldots+300^{\circ} \mathrm{C}$ |
| Soldering Temperature (reflow) | + $260^{\circ} \mathrm{C}$ |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Information

## PACKAGE TYPE: 20 TQFN

| Package Code | T2055+4C |
| :--- | :--- |
| Outline Number | $\underline{21-0140}$ |
| Land Pattern Number | $\underline{90-0009}$ |
| PACKAGE TYPE: 20 SW TQFN | T2055Y+4C |
| Package Code | $\underline{21-100165}$ |
| Outline Number | $\underline{90-100065}$ |
| Land Pattern Number | $30^{\circ} \mathrm{C} / \mathrm{W}$ |
| THERMAL RESISTANCE, FOUR-LAYER BOARD |  |
| Junction to Ambient $\left(\theta_{\text {JA }}\right)$ | $2^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction to Case $\left(\theta_{\text {JC }}\right)$ |  |

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a " + ", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

## Electrical Characteristics

$\left(V_{\text {SUP }}=V_{\text {SUPSW }}=14 \mathrm{~V}, \mathrm{~V}_{E N}=14 \mathrm{~V}, \mathrm{~L} 1=2.2 \mu \mathrm{H}, \mathrm{C}_{I N}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{OUT}}=44 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{BIAS}}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{BST}}=0.1 \mu \mathrm{~F}, \mathrm{R}_{\text {FOSC }}=12 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=\right.$ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $V_{\text {SUP }}$, $V_{\text {SUPSW }}$ |  | 3.5 |  | 36 | V |
| Load-Dump Event Supply Voltage | VSUP_LD | $\mathrm{t}_{\mathrm{LD}}<1 \mathrm{~s}$ |  |  | 42 | V |
| Supply Current | ISUP STANDBY | Standby mode, no load, $\mathrm{V}_{\mathrm{OUT}}=3.3 \mathrm{~V}$, $V_{\text {FSYNC }}=0 \mathrm{~V}$ |  | 15 | 30 | $\mu \mathrm{A}$ |
| Supply Current (5V) | ISUP STANDBY | Standby mode, no load, $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$, $V_{F S Y N C}=0 \mathrm{~V}$ |  | 20 | 35 | $\mu \mathrm{A}$ |
| Shutdown Supply Current | ISHDN | $\mathrm{V}_{\text {EN }}=0 \mathrm{~V}$ |  | 5 | 10 | $\mu \mathrm{A}$ |
| BIAS Regulator Voltage | $V_{\text {BIAS }}$ | $\begin{aligned} & \mathrm{V}_{\text {SUP }}=\mathrm{V}_{\text {SUPSW }}=6 \mathrm{~V} \text { to } 42 \mathrm{~V}, \\ & \mathrm{I}_{\text {BIAS }}=0 \text { to } 10 \mathrm{~mA} \end{aligned}$ | 4.7 | 5 | 5.4 | V |
| BIAS Undervoltage Lockout | V UVBIAS | $\mathrm{V}_{\text {BIAS }}$ rising | 2.9 | 3.15 | 3.4 | V |

## Electrical Characteristics (continued)

$\left(V_{\text {SUP }}=V_{\text {SUPSW }}=14 \mathrm{~V}, \mathrm{VEN}=14 \mathrm{~V}, \mathrm{~L} 1=2.2 \mu \mathrm{H}, \mathrm{C}_{\text {IN }}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{OUT}}=44 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{BIAS}}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{BST}}=0.1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{FOSC}}=12 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}\right.$
$=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIAS Undervoltage-Lockout Hysteresis |  |  |  | 400 | 500 | mV |
| Thermal-Shutdown Threshold |  |  |  | 175 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal-Shutdown Threshold Hysteresis |  |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |
| OUTPUT VOLTAGE |  |  |  |  |  |  |
| PWM-Mode Output Voltage (Note 1) | VOUT_5V | $V_{F B}=V_{\text {BIAS }}, 6 \mathrm{~V}<\mathrm{V}_{\text {SUPSW }}<36 \mathrm{~V},$fixed-frequency mode | 4.9 | 5 | 5.1 | V |
|  | Vout_3.3V |  | 3.23 | 3.3 | 3.37 |  |
| Skip-Mode Output Voltage (Note 2) | $\begin{aligned} & \text { VOUT }_{\text {OKIP }} \\ & \text { SKI } \end{aligned}$ | No load, $\mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\text {BIAS }}$, skip mode | 4.9 | 5 | 5.15 | V |
|  | VOUT <br> SKIP_3.3̄V |  | 3.23 | 3.3 | 3.4 |  |
| Load Regulation |  | $\mathrm{V}_{\mathrm{FB}}=\mathrm{V}_{\text {BIAS }}, 30 \mathrm{~mA}<\mathrm{I}_{\text {LOAD }}<3 \mathrm{~A}$ |  | 0.5 |  | \% |
| Line Regulation |  | $\mathrm{V}_{\text {FB }}=\mathrm{V}_{\text {BIAS }}, 6 \mathrm{~V}<\mathrm{V}_{\text {SUPSW }}<36 \mathrm{~V}$ |  | 0.02 |  | \%/V |
| BST Input Current | IBST_ON | High-side MOSFET on, $\mathrm{V}_{\mathrm{BST}}-\mathrm{V}_{\mathrm{LX}}=5 \mathrm{~V}$ |  | 1.5 |  | mA |
|  | IBST_OFF | High-side MOSFET off, $\mathrm{V}_{\mathrm{BST}}-\mathrm{V}_{\mathrm{LX}}=5 \mathrm{~V}$ |  | 1.5 |  | $\mu \mathrm{A}$ |
| LX Current Limit | ILX | MAX20003: <br> MAX20003C/DATPA/V+, <br> MAX20003C/DATPB/V+ | 3.75 | 5 | 6.25 | A |
|  |  | MAX20002, MAX20002C, MAX20002D | 2.5 | 3.33 | 4.16 |  |
|  |  | MAX20003CATPC/V+, MAX20003CATPD/V+ | 5 |  |  |  |
| LX Rise Time |  | $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}, 3.3 \mathrm{~V}$ |  | 4 |  | ns |
| Spread Spectrum |  | Spread spectrum enabled |  | $\begin{aligned} & \text { FOSC } \\ & \pm 3 \% \end{aligned}$ |  |  |
| High-Side Switch OnResistance | RON_H | $\mathrm{I}_{\mathrm{LX}}=0.5 \mathrm{~A}, \mathrm{~V}_{\mathrm{BIAS}}=5 \mathrm{~V}$ |  | 60 | 140 | $\mathrm{m} \Omega$ |
| High-Side Switch Leakage Current |  | High-side MOSFET off, $\mathrm{V}_{\text {SUP }}=36 \mathrm{~V}$, $\mathrm{V}_{\mathrm{LX}}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 1 | 5 | $\mu \mathrm{A}$ |
| Low-Side Switch OnResistance | Ron_L | $\mathrm{l}_{\mathrm{LX}}=0.5 \mathrm{~A}, \mathrm{~V}_{\mathrm{BIAS}}=5 \mathrm{~V}$ |  | 35 | 70 | $\mathrm{m} \Omega$ |
| Low-Side Switch Leakage Current |  | Low-side MOSFET off, $\mathrm{V}_{\text {SUP }}=36 \mathrm{~V}$, $\mathrm{V}_{\mathrm{LX}}=36 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 1 | 5 | $\mu \mathrm{A}$ |
| FB Input Current | $\mathrm{I}_{\text {FB }}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 20 | 100 | nA |
| FB Regulation Voltage | $V_{\text {FB }}$ | FB connected to an external resistive divider, 6 V < $\mathrm{V}_{\text {SUPSW }}<36 \mathrm{~V}$ | 0.99 | 1 | 1.01 | V |
|  |  | FB connected to an external resistive divider, 6 V < $\mathrm{V}_{\text {SUPSW }}<36 \mathrm{~V}$ (MAX20002C/D, MAX20003C/D) | 0.985 | 1 | 1.015 |  |

## Electrical Characteristics (continued)

$\left(V_{S U P}=V_{\text {SUPSW }}=14 \mathrm{~V}, \mathrm{~V}_{E N}=14 \mathrm{~V}, \mathrm{~L} 1=2.2 \mu \mathrm{H}, \mathrm{C}_{I N}=4.7 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{OUT}}=44 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{BIAS}}=2.2 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{BST}}=0.1 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{FOSC}}=12 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=\right.$ $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FB Line Regulation | $\Delta \mathrm{V}_{\text {LINE }}$ | 6 V < $\mathrm{V}_{\text {SUPSW }}<36 \mathrm{~V}$ |  | 0.02 |  | \%/V |
| Transconductance (from FB to COMP) | $\mathrm{gm}_{\mathrm{M}}$ | $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}, \mathrm{~V}_{\mathrm{BIAS}}=5 \mathrm{~V}$ |  | 700 |  | $\mu \mathrm{S}$ |
| Minimum On-Time | ton_min |  |  |  | 80 | ns |
| Maximum Duty Cycle | $\mathrm{DC}_{\text {MAX }}$ |  |  | 98 | 99 | \% |
| Oscillator Frequency |  | $\mathrm{R}_{\text {FOSC }}=73.2 \mathrm{k} \Omega$ |  | 400 |  | kHz |
|  |  | $\mathrm{R}_{\text {FOSC }}=12 \mathrm{k} \Omega$ | 2.0 | 2.2 | 2.4 | MHz |
| SYNC, EN, AND SPS LOGIC THRESHOLDS |  |  |  |  |  |  |
| External Input Clock Acquisition Time | $\mathrm{t}_{\text {FSYNC }}$ |  |  | 1 |  | Cycle |
| External Input Clock Frequency |  | $\mathrm{R}_{\text {FOSC }}=12 \mathrm{k} \Omega$ (Note 3) | 1.8 |  | 2.6 | MHz |
| External Input Clock High Threshold | VFSYNC_HI | $V_{\text {FSYNC }}$ rising | 1.4 |  |  | V |
| External Input Clock Low Threshold | $V_{\text {FSYNC_LO }}$ | $V_{\text {FSYNC }}$ falling |  |  | 0.4 | V |
| FSYNC Leakage Current |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Soft-Start Time | tss |  | 5.6 | 8 | 12 | ms |
| Enable Input High Threshold | VEN_HI |  | 2.4 |  |  | V |
| Enable Input Low Threshold | VEN_LO |  |  |  | 0.6 | V |
| Enable Threshold Voltage Hysteresis | VEN_HYS |  |  | 0.2 |  | V |
| Enable Input Current | IEN | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| Spread-Spectrum Input High Threshold | VSPS_HI |  | 2.0 |  |  | V |
| Spread-Spectrum Input Low Threshold | VSPS_LO |  |  |  | 0.4 | V |
| Spread-Spectrum Input Current | ISPS | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| POWER-GOOD AND OVERVOLTAGE-PROTECTION THRESOLDS |  |  |  |  |  |  |
| PGOOD Switching Level | $\mathrm{V}_{\text {RISING }}$ | $\mathrm{V}_{\mathrm{FB}}$ rising, $\mathrm{V}_{\mathrm{PGOOD}}=$ high | 93 | 95 | 97 | \% $\mathrm{V}_{\mathrm{FB}}$ |
|  | $V_{\text {FALLING }}$ | $\mathrm{V}_{\mathrm{FB}}$ falling, $\mathrm{V}_{\mathrm{PGOOD}}=$ low | 90 | 92.5 | 95 |  |
| PGOOD Debounce Time |  |  |  | 25 |  | $\mu \mathrm{s}$ |
| PGOOD Output Low Voltage |  | $\mathrm{I}_{\text {SINK }}=5 \mathrm{~mA}$ |  |  | 0.4 | V |
| PGOOD Leakage Current |  | $\mathrm{V}_{\text {OUT }}$ in regulation, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Overvoltage-Protection Threshold |  | $V_{\text {OUT }}$ rising (monitor FB pin) |  | 107 |  | \% |
|  |  | V OUT falling (monitor FB pin) |  | 104 |  |  |

Note 1: Device not in dropout condition.
Note 2: Guaranteed by design; not production tested.
Note 3: Contact the factory for SYNC frequency outside the specified range.

## Typical Operating Characteristics

$\left(\mathrm{V}_{\text {SUP }}=\mathrm{V}_{\text {SUPSW }}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FSYNC}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{FOSC}}=12 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


Typical Operating Characteristics (continued)
$\left(\mathrm{V}_{\text {SUP }}=\mathrm{V}_{\text {SUPSW }}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FSYNC}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{FOSC}}=12 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$




## Typical Operating Characteristics (continued) <br> $\left(V_{S U P}=V_{S U P S W}=14 \mathrm{~V}, \mathrm{~V}_{E N}=14 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FSYNC}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{FOSC}}=12 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$





## Pin Configuration


*EP = EXPOSED PAD

## Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | FOSC | Resistor-Programmable Switching-Frequency-Setting Control Input. Connect a resistor from FOSC to <br> AGND to set the switching frequency. |
| 2 | OUT | Switching-Regulator Output. OUT also provides power to the internal circuitry when the output voltage of <br> the converter is set between 3V to 5V during standby mode. |
| 3 | FB | Feedback Input. Connect an external resistive divider from OUT to FB and AGND to set the output <br> voltage. Connect to BIAS to set the output voltage to 5V or 3.3V. |
| 4 | COMP | Error-Amplifier Output. Connect an RC network from COMP to AGND for stable operation. See the <br> Compensation Network section for more details. |
| 5 | BIAS | Linear Regulator Output. BIAS powers up the internal circuitry. Bypass with a minimum of 2.2 <br> capacitor to ground. |
| 6 | AGND | Analog Ground |
| 8 | EN | SUP Voltage-Compatible Enable Input. Drive EN low to disable the devices. Drive EN high to enable the <br> devices. |
| 10 | SUPSW | Internal High-Side Switch Supply Input. SUPSW provides power to the internal switch. Bypass SUPSW <br> to PGND with a 0.1 $\mu \mathrm{F}$ and 4.7 |
| 11 | PGO ceramic capacitors. |  | | Voltage-Supply Input. SUP powers up the internal linear regulator. Bypass SUP to PGND with a 2.2 |
| :--- |
| ceramic capacitor. |

Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 12 | SPS | Spread-Spectrum Pin. Pull high for spread spectrum on and low for spread spectrum off. |
| 13,14 | PGND | Power Ground |
| 15 | BST | High-Side Driver Supply. Connect a $0.1 \mu$ F capacitor between LX and BST for proper operation. |
| $16-18$ | LX | Inductor Switching Node |
| 19 | N.C. | No Connection |
| 20 | FSYNC | Synchronization Input. The devices synchronize to an external signal applied to FSYNC. Connect <br> FSYNC to AGND to enable skip mode operation. Connect to BIAS or to an external clock to enable <br> fixed-frequency, forced-PWM mode operation. Do not leave the FSYNC pin unconnected. |
| - | EP | Exposed Pad. Connect EP to a large-area contiguous copper ground plane for effective power <br> dissipation. Do not use as the only IC ground connection. EP must be connected to PGND. |



Figure 1. Internal Block Diagram

## Detailed Description

The MAX20002/MAX20003 are 2A/3A current-mode stepdown converters with integrated high-side and lowside MOSFETs. The low-side MOSFET enables fixedfrequency, forced-PWM operation in light-load applications. The devices operate with input voltages from 3.5 V to 36 V while using only $15 \mu \mathrm{~A}$ quiescent current at no load. The switching frequency is resistor programmable from 220 kHz to 2.2 MHz and can be synchronized to an external clock. The devices' output voltage is available as $5 \mathrm{~V} / 3.3 \mathrm{~V}$ fixed or adjustable from 1 V to 10 V . The wide input voltage range, along with its ability to operate at $99 \%$ duty cycle during undervoltage transients, makes the devices ideal for automotive applications.
In light-load applications, a logic input (FSYNC) allows the devices to operate either in skip mode for reduced current consumption, or fixed-frequency, forced-PWM mode to eliminate frequency variation and help minimize EMI. Protection features include cycle-by-cycle current limit, and thermal shutdown with automatic recovery. See Figure 1 for an internal block diagram.

## Wide Input Voltage Range

The devices include two separate supply inputs (SUP and SUPSW) specified for a wide 3.5 V to 36 V input voltage range. $\mathrm{V}_{\text {SUP }}$ provides power to the device and $\mathrm{V}_{\text {SUPSW }}$ provides power to the internal switch. When the device is operating with a 3.5 V input supply, conditions such as cold crank can cause the voltage at the SUP and SUPSW pins to drop below the programmed output voltage. Under such conditions, the devices operate in a high duty-cycle mode to facilitate minimum dropout from input to output. The MAX20002D/MAX20003D provide additional filtering on the input inside the IC and are more robust against poor PCB layout; however, to get the best performance out of any version of the MAX20002/MAX20003, proper layout guidelines must be followed.

## Maximum Duty-Cycle Operation

The devices have a maximum duty cycle of $98 \%$ (typ). The IC monitors the off-time (time for which the low-side FET is on) in both PWM and skip modes every switching cycle. Once the off time of 100ns (typ) is detected continuously for $12 \mu \mathrm{~s}$, the low-side FET is forced on for 150ns (typ) every $12 \mu \mathrm{~s}$. The input voltage at which the devices enter dropout changes depending on the input voltage, output voltage, switching frequency, load current, and the efficiency of the design.

The input voltage at which the devices enter dropout can be approximated as:

$$
\mathrm{V}_{\mathrm{SUP}}=\frac{\mathrm{V}_{\mathrm{OUT}}+\left(\mathrm{I}_{\mathrm{OUT}} \times \mathrm{R}_{\mathrm{ON}} \mathrm{H}\right)}{0.98}
$$

Note: The previous equation does not take into account the efficiency and switching frequency but is a good firstorder approximation. Use the RON_H number from the maximum column in the Electrical Characteristics table.

## Linear Regulator Output (BIAS)

The devices include a 5 V linear regulator ( $\mathrm{V}_{\mathrm{BIAS}}$ ) that provides power to the internal circuit blocks. Connect a $2.2 \mu \mathrm{~F}$ ceramic capacitor from BIAS to AGND.

## Power-Good Output (PGOOD)

The devices feature an open-drain power-good output (PGOOD). PGOOD asserts when Vout rises above 95\% of its regulation voltage. PGOOD deasserts when $\mathrm{V}_{\text {OUT }}$ drops below $92.5 \%$ of its regulation voltage. Connect PGOOD to BIAS with a $10 \mathrm{k} \Omega$ resistor.

## Synchronization Input (FSYNC)

FSYNC is a logic-level input useful for operating-mode selection and frequency control. Connecting FSYNC to BIAS or to an external clock enables fixed-frequency, forced-PWM operation. Connecting FSYNC to AGND enables skip-mode operation.
The external clock frequency at FSYNC can be higher or lower than the internal clock by $20 \%$. If the external clock frequency is greater than $120 \%$ of the internal clock, contact the factory applications team to verify the design. The devices synchronize to the external clock in two cycles. When the external clock signal at FSYNC is absent for more than two clock cycles, the devices use the internal clock.

## System Enable (EN)

An enable control input (EN) activates the devices from their low-power shutdown mode. EN is compatible with inputs from automotive battery level down to 3.5 V . The high-voltage compatibility allows EN to be connected to SUP, KEY/KL30, or the inhibit pin (INH) of a CAN transceiver.
EN turns on the internal regulator. Once $\mathrm{V}_{\text {BIAS }}$ is above the internal lockout threshold, VUVBIAS $=3.15 \mathrm{~V}$ (typ), the converter activates and the output voltage ramps up within 8 ms .
A logic-low at EN shuts down the device. During shutdown, the internal linear regulator and gate drivers turn
off. Shutdown is the lowest power state and reduces the quiescent current to $5 \mu \mathrm{~A}$ (typ). Drive EN high to bring the devices out of shutdown.

## Spread-Spectrum Option

The spread spectrum can be enabled on the device using a pin. When the SPS pin is pulled high the spread spectrum is enabled and the operating frequency is varied $\pm 3 \%$ centered on FOSC. The modulation signal is a triangular wave with a period of $110 \mu \mathrm{~s}$ at 2.2 MHz . Therefore, FOSC ramps down $3 \%$ and back to 2.2 MHz in $110 \mu$ s and also ramps up $3 \%$ and back to 2.2 MHz in $110 \mu \mathrm{~s}$. The cycle repeats.
For operations at FOSC values other than 2.2 MHz , the modulation signal scales proportionally (e.g., at 400 kHz , the $110 \mu \mathrm{~s}$ modulation period increases to $110 \mu \mathrm{~s} \mathrm{x}$ $2.2 \mathrm{MHz} / 0.4 \mathrm{MHz}=550 \mu \mathrm{~s})$.
The internal spread spectrum is disabled if the devices are synchronized to an external clock. However, the devices do not filter the input clock on the FSYNC pin and pass any modulation (including spread spectrum) present on the driving external clock.

## Internal Oscillator (FOSC)

The switching frequency (fSW) is set by a resistor (RFOSC) connected from FOSC to AGND. For example, a 400 kHz switching frequency is set with $\mathrm{R}_{\text {FOSC }}=73.2 \mathrm{k} \Omega$. Higher frequencies allow designs with lower inductor values and less output capacitance. Consequently, peak currents and 12 R losses are lower at higher switching frequencies, but core losses, gate-charge currents, and switching losses increase.

## Overtemperature Protection

Thermal overload protection limits the total power dissipation in the device. When the junction temperature exceeds $175^{\circ} \mathrm{C}$ (typ), an internal thermal sensor shuts down the internal bias regulator and the step-down converter, allowing the IC to cool. The thermal sensor turns on the IC again after the junction temperature cools by $15^{\circ} \mathrm{C}$.

## Overvoltage Protection (OVP)

If the output voltage reaches the OVP threshold, the high-side switch is forced off and the low-side switch is forced on until the negative-current limit is reached. After negative-current limit is reached, both the high-side and low-side switches are turned off. The MAX20002C/D and MAX20003C/D feature an additional clamp and lower OVP threshold to limit the output-voltage overshoot for automotive conditions. Contact the Maxim Applications
team to determine if the MAX20002C/D or MAX20003C/D are needed for your application.

## Applications Information

## Setting the Output Voltage

Connect FB to BIAS for a fixed $+5 \mathrm{~V} / 3.3 \mathrm{~V}$ output voltage. To set the output to other voltages between 1 V and 10 V , connect a resistive divider from output (OUT) to FB to AGND (Figure 2). Select $\mathrm{R}_{\mathrm{FB} 2}$ (FB to AGND resistor) less than or equal to $500 \mathrm{k} \Omega$. Calculate $R_{\text {FB1 }}$ (OUT to $F B$ resistor) with the following equation:

$$
\mathrm{R}_{\mathrm{FB} 1}=\mathrm{R}_{\mathrm{FB} 2}\left[\left(\frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{FB}}}\right)-1\right]
$$

where VFB $=1 \mathrm{~V}$ (see the Electrical Characteristics table).

## Forced-PWM and Skip Modes

In PWM mode of operation, the devices switch at a constant frequency with variable on-time. In skip mode of operation, the converter's switching frequency is load dependent. At higher load current, the switching frequency does not change and the operating mode is similar to the PWM mode. Skip mode helps improve efficiency in light-load applications by allowing the converters to turn on the high-side switch only when the output voltage falls below a set threshold. As such, the converters do not switch MOSFETs on and off as often


Figure 2. Adjustable Output-Voltage Setting
as in the PWM mode. Consequently, the gate charge and switching losses are much lower in skip mode.

## Inductor Selection

Three key inductor parameters must be specified for operation with the devices: inductance value (L), inductor saturation current (ISAT), and DC resistance ( $\mathrm{R}_{\mathrm{DCR}}$ ). To select inductor value, the ratio of inductor peak-to-peak AC current to DC average current (LIR) must be selected first. A good compromise between size and loss is a 30\% peak-to-peak ripple current to average-current ratio (LIR $=0.3$ ). The switching frequency, input voltage, output voltage, and selected LIR then determine the inductor value as follows:

$$
L=\frac{\left(V_{\text {SUP }}-V_{\text {OUT }}\right) \times V_{\text {OUT }}}{V_{\text {SUP }} \times f_{S W} \times I_{\text {OUT }} \times \mathrm{LIR}}
$$

where $\mathrm{V}_{\text {SUP, }} \mathrm{V}_{\text {OUT, }}$ and IOUT are typical values (so that efficiency is optimum for typical conditions). The switching frequency is set by $\mathrm{R}_{\text {FOSC }}$ (see TOC 8 in the Typical Operating Characteristics section).

## Input Capacitor

The input filter capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple on the input caused by the circuit's switching.
The input capacitor RMS current requirement (IRMS) is defined by the following equation:

$$
\mathrm{I}_{\text {RMS }}=\mathrm{I}_{\text {LOAD }(M A X)} \times \frac{\sqrt{V_{\text {OUT }} \times\left(V_{\text {SUP }}-V_{\text {OUT }}\right)}}{V_{\text {SUP }}}
$$

IRMS has a maximum value when the input voltage equals twice the output voltage:

$$
V_{\text {SUP }}=2 \times V_{\text {OUT }}
$$

therefore:

$$
\mathrm{I}_{\mathrm{RMS}}=\frac{\mathrm{I} \mathrm{LOAD}(\mathrm{MAX})}{2}
$$

Choose an input capacitor that exhibits less than $+10^{\circ} \mathrm{C}$ self-heating temperature rise at the RMS input current for optimal long-term reliability.
The input-voltage ripple is comprised of $\Delta \mathrm{V}_{\mathrm{Q}}$ (caused by the capacitor discharge) and $\Delta V_{E S R}$ (caused by the ESR of the capacitor). Use low-ESR ceramic capacitors with high ripple-current capability at the input. Assume the contribution from the ESR and capacitor discharge equal to $50 \%$. Calculate the input capacitance and ESR required for a specified input voltage ripple using the following equations:

$$
\mathrm{ESR}_{\mathrm{IN}}=\frac{\Delta \mathrm{V}_{\mathrm{ESR}}}{\mathrm{I}_{\mathrm{OUT}}+\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2}}
$$

where:

$$
\Delta \mathrm{I}_{\mathrm{L}}=\frac{\left(\mathrm{V}_{\text {SUP }}-\mathrm{V}_{\text {OUT }}\right) \times \mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {SUP }} \times f_{\text {SW }} \times \mathrm{L}}
$$

and:

$$
\begin{gathered}
\mathrm{C}_{\mathrm{IN}}=\frac{\mathrm{I}_{\mathrm{OUT}} \times \mathrm{D}(1-\mathrm{D})}{\Delta \mathrm{V}_{\mathrm{Q}} \times \mathrm{f}_{\mathrm{SW}}} \\
\mathrm{D}=\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {SUPSW }}}
\end{gathered}
$$

where: IOUT is the maximum output current and $D$ is the duty cycle.

## Output Capacitor

The output filter capacitor must have low enough equivalent series resistance (ESR) to meet output-ripple and load-transient requirements. The output capacitance must be high enough to absorb the inductor energy while transitioning from full-load to no-load conditions without tripping the overvoltage-fault protection. When using high-capacitance, low-ESR capacitors, the filter capacitor's ESR dominates the output-voltage ripple, so the size of the output capacitor depends on the maximum ESR required to meet the output-voltage ripple ( $\mathrm{V}_{\mathrm{RIPPLE}}(\mathrm{P}-\mathrm{P})$ ) specifications:

$$
\mathrm{V}_{\mathrm{RIPPLE}(\mathrm{P}-\mathrm{P})}=\mathrm{ESR} \times \mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})} \times \operatorname{LIR}
$$

The actual capacitance value required relates to the physical size needed to achieve low ESR, as well as to the chemistry of the capacitor technology. Thus, the capacitor is usually selected by ESR and voltage rating rather than by capacitance value.
When using low-capacity filter capacitors, such as ceramic capacitors, size is usually determined by the capacity needed to prevent voltage droop and voltage rise from causing problems during load transients. Generally, once enough capacitance is added to meet the overshoot requirement, undershoot at the rising load edge is no longer a problem. However, low-capacity filter capacitors typically have highESR zeros that can affect the overall stability.

## Compensation Network

The devices use an internal transconductance error amplifier with its inverting input and its output available to

## $36 \mathrm{~V}, 220 \mathrm{kHz}$ to $2.2 \mathrm{MHz}, 2 \mathrm{~A} / 3 \mathrm{~A}$ Fully Integrated Step-Down Converters with $15 \mu \mathrm{~A}$ Operating Current

the user for external frequency compensation. The output capacitor and compensation network determine the loop stability. The inductor and the output capacitor are chosen based on performance, size, and cost. Additionally, the compensation network optimizes the control-loop stability.
The converter uses a current-mode control scheme that regulates the output voltage by forcing the required current through the external inductor. The devices use the voltage drop across the high-side MOSFET to sense inductor current. Current-mode control eliminates the double pole in the feedback loop caused by the inductor and output capacitor, resulting in a smaller phase shift and requiring less elaborate error-amplifier compensation than voltage-mode control. Only a simple single series resistor $\left(\mathrm{R}_{\mathrm{C}}\right)$ and capacitor $\left(\mathrm{C}_{\mathrm{C}}\right)$ are required to have a stable, high-bandwidth loop in applications where ceramic capacitors are used for output filtering (see Figure 3). For other types of capacitors, due to the higher capacitance and ESR, the frequency of the zero created by the capacitance and ESR is lower than the desired closed-loop crossover frequency. To stabilize a nonceramic output-capacitor loop, add another compensation capacitor ( $\mathrm{C}_{\mathrm{F}}$ ) from COMP to ground to cancel this ESR zero.
The basic regulator loop is modeled as a power modulator, output feedback divider, and an error ampli-


Figure 3. Compensation Network
fier. The power modulator has a $D C$ gain set by $g_{m} \times$ $R_{\text {LOAD }}$, with a pole and zero pair set by $R_{\text {LOAD }}$, the output capacitor (COUT), and its ESR. The following equations help to approximate the value for the gain of the power modulator ( $\mathrm{GAIN}_{\mathrm{MOD}}(\mathrm{dc})$ ), neglecting the effect of the ramp stabilization. Ramp stabilization is necessary when the duty cycle is above $50 \%$ and is internally done for the devices:

$$
\operatorname{GAIN}_{\mathrm{MOD}(\mathrm{dc})}=\mathrm{g}_{\mathrm{mc}} \times \mathrm{R}_{\mathrm{LOAD}}
$$

where $R_{\text {LOAD }}=\mathrm{V}_{\text {OUT }} / \operatorname{loUT}(\mathrm{MAX})$ in $\Omega$ and $\mathrm{gmc}_{\mathrm{mc}}=3 \mathrm{~S}$.
In a current-mode step-down converter, the output capacitor, its ESR, and the load resistance introduce a pole at the following frequency:

$$
\mathrm{f}_{\mathrm{pMOD}}=\frac{1}{2 \pi \times \mathrm{C}_{\mathrm{OUT}} \times \mathrm{R}_{\mathrm{LOAD}}}
$$

The output capacitor and its ESR also introduce a zero at:

$$
\mathrm{f}_{\mathrm{zMOD}}=\frac{1}{2 \pi \times \mathrm{ESR} \times \mathrm{C}_{\mathrm{OUT}}}
$$

When Cout is composed of " n " identical capacitors in parallel, the resulting COUT $=n \times$ COUT(EACH), and $E S R=E S R(E A C H) / n$. Note that the capacitor zero for a parallel combination of alike capacitors is the same as for an individual capacitor.
The feedback voltage-divider has a gain of GAIN $\mathrm{FBB}=$ $\mathrm{V}_{\mathrm{FB}} / \mathrm{V}_{\text {OUT }}$, where $\mathrm{V}_{\mathrm{FB}}$ is 1 V (typ).
The transconductance error amplifier has a DC gain of GAIN ${ }_{E A(D C)}=g_{m} E E \times R_{\text {OUT_EA, }}$ where $g_{m} E A$ is the error amplifier transconductance, which is $\overline{700} \mu \mathrm{~S}$ (typ), and ROUT_EA is the output resistance of the error amplifier ( $50 \mathrm{M} \Omega \overline{)}$.

A dominant pole ( $f_{d p E A}$ ) is set by the compensation capacitor $\left(\mathrm{C}_{\mathrm{C}}\right)$ and the amplifier output resistance (ROUT_EA). A zero (fZEA) is set by the compensation resistor $\left(\mathrm{R}_{\mathrm{C}}\right)$ and the compensation capacitor $\left(\mathrm{C}_{\mathrm{C}}\right)$. There is an optional pole (fPEA) set by $\mathrm{C}_{F}$ and $\mathrm{R}_{\mathrm{C}}$ to cancel the output capacitor ESR zero if it occurs near the crossover frequency ( $\mathrm{f}_{\mathrm{C}}$, where the loop gain equals $1(0 \mathrm{~dB})$ ). Thus:

$$
\begin{gathered}
f_{z E A}=\frac{1}{2 \pi \times C_{C} \times R_{C}} \\
f_{p d E A}=\frac{1}{2 \pi \times C_{C} \times\left(R_{O U T, E A}+R_{C}\right)} \\
f_{p E A}=\frac{1}{2 \pi \times C_{F} \times R_{C}}
\end{gathered}
$$

The loop-gain crossover frequency ( $\mathrm{f}_{\mathrm{C}}$ ) should be set below $1 / 10$ of the switching frequency and much higher than the power-modulator pole ( $\mathrm{f}_{\mathrm{pMOD}}$ )

$$
\mathrm{f}_{\mathrm{pMOD}} \ll \mathrm{f}_{\mathrm{C}} \leq \frac{\mathrm{f}_{\mathrm{SW}}}{10}
$$

The total loop gain as the product of the modulator gain, the feedback voltage divider gain, and the error amplifier gain at $\mathrm{f}_{\mathrm{C}}$ should be equal to 1 . So:

$$
\mathrm{GAIN}_{\mathrm{MOD}(\mathrm{fC})} \times \frac{\mathrm{V}_{\mathrm{FB}}}{\mathrm{~V}_{\mathrm{OUT}}} \times \mathrm{GAIN}_{\mathrm{EA}(\mathrm{fC})}=1
$$

For the case where $f z M O D$ is greater than $f_{C}$ :

$$
\mathrm{GAIN}_{\mathrm{EA}(\mathrm{fC})}=\mathrm{g}_{\mathrm{m}, \mathrm{EA}} \times \mathrm{R}_{\mathrm{C}}
$$

Therefore:

$$
\mathrm{GAIN}_{\mathrm{MOD}(\mathrm{fC})} \times \frac{\mathrm{V}_{\mathrm{FB}}}{V_{\mathrm{OUT}}} \times \mathrm{g}_{\mathrm{m}, \mathrm{EA}} \times \mathrm{R}_{\mathrm{C}}=1
$$

Solving for $\mathrm{R}_{\mathrm{C}}$ :

$$
\mathrm{R}_{\mathrm{C}}=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~g}_{\mathrm{m}, \mathrm{EA}} \times \mathrm{V}_{\mathrm{FB}} \times \mathrm{GAIN}_{\mathrm{MOD}(\mathrm{fC})}}
$$

Set the error-amplifier compensation zero formed by $\mathrm{R}_{\mathrm{C}}$ and $C_{C}\left(f_{z E A}\right)$ at the $f_{p M O D}$. Calculate the value of $C_{C}$ a follows:

$$
C_{C}=\frac{1}{2 \pi \times f_{p M O D} \times R_{C}}
$$

If $\mathrm{f}_{\mathrm{ZMOD}}$ is less than $5 \times \mathrm{f}_{\mathrm{C}}$, add a second capacitor $\left(\mathrm{C}_{\mathrm{F}}\right)$ from COMP to GND and set the compensation pole formed by $R_{C}$ and $C_{F}\left(f_{p E A}\right)$ at the $f_{Z M O D}$. Calculate the value of $C_{F}$ as follows:

$$
C_{F}=\frac{1}{2 \pi \times f_{Z M O D} \times R_{C}}
$$

As the load current decreases, the modulator pole also decreases; however, the modulator gain increases accordingly and the crossover frequency remains the same. For the case where $f_{Z M O D}$ is less than $f_{C}$ :
The power-modulator gain at $f_{C}$ is:

$$
\operatorname{GAIN}_{\mathrm{MOD}(\mathrm{fC})}=\operatorname{GAIN}_{\mathrm{MOD}(\mathrm{dc})} \times \frac{\mathrm{f}_{\mathrm{pMOD}}}{f_{\mathrm{zMOD}}}
$$

The error-amplifier gain at $\mathrm{f}_{\mathrm{C}}$ is:

$$
\mathrm{GAIN}_{\mathrm{EA}(\mathrm{fC})}=\mathrm{g}_{\mathrm{m}, \mathrm{EA}} \times \mathrm{R}_{\mathrm{C}} \times \frac{\mathrm{f}_{\mathrm{zMOD}}}{\mathrm{f}_{\mathrm{C}}}
$$

Therefore:

$$
\operatorname{GAIN}_{\mathrm{MOD}(\mathrm{fC})} \times \frac{\mathrm{V}_{\mathrm{FB}}}{\mathrm{~V}_{\mathrm{OUT}}} \times \mathrm{g}_{\mathrm{m}, \mathrm{EA}} \times \mathrm{R}_{\mathrm{C}} \times \frac{\mathrm{f}_{\mathrm{zMOD}}}{f_{\mathrm{C}}}=1
$$

Solving for RC:

$$
R_{C}=\frac{V_{\mathrm{OUT}} \times \mathrm{f}_{\mathrm{C}}}{g_{\mathrm{m}, \mathrm{EA}} \times \mathrm{V}_{\mathrm{FB}} \times \mathrm{GAIN}_{\mathrm{MOD}(\mathrm{fC})} \times \mathrm{f}_{\mathrm{zMOD}}}
$$

Set the error-amplifier compensation zero formed by $\mathrm{R}_{\mathrm{C}}$ and $C_{C}$ at the $f_{p M O D}\left(f_{z E A}=f_{p M O D}\right)$.

$$
\mathrm{C}_{\mathrm{C}}=\frac{1}{2 \pi \times \mathrm{f}_{\mathrm{pMOD}} \times \mathrm{R}_{\mathrm{C}}}
$$

If $\mathrm{f}_{\mathrm{ZMOD}}$ is less than $5 \times \mathrm{f}_{\mathrm{C}}$, add a second capacitor $\mathrm{C}_{\mathrm{F}}$ from COMP to ground. Set $f_{p E A}=f_{\mathrm{ZMOD}}$ and calculate $C_{F}$ as follows:

$$
C_{F}=\frac{1}{2 \pi \times f_{z M O D} \times R_{C}}
$$

It is always recommended to verify the loop stability and the calculated compensation network components using the bode plot analyzer. Then adjust the compensation network components as needed to the desired crossover frequency and gain/phase margins.

## PCB Layout Guidelines

Careful PCB layout is critical to achieve low switching losses and clean, stable operation. Use a multilayer board whenever possible for better noise immunity and power dissipation. Follow these guidelines for good PC board layout:

1) Use a large contiguous copper plane under the device package. Ensure that all heat-dissipating components have adequate cooling. The bottom pad of the devices must be soldered down to this copper plane for effective heat dissipation and getting the full power out of the devices. Use multiple vias or a single large via in this plane for heat dissipation
2) Isolate the power components and high current path from the sensitive analog circuitry. This is essential to prevent any noise coupling into the analog signals.
$36 \mathrm{~V}, 220 \mathrm{kHz}$ to $2.2 \mathrm{MHz}, 2 \mathrm{~A} / 3 \mathrm{~A}$ Fully Integrated Step-Down Converters with $15 \mu \mathrm{~A}$ Operating Current
3) Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation. The high current path comprising of input capacitor, high-side FET, inductor, and the output capacitor should be as short as possible.
4) Keep the power traces and load connections short. This practice is essential for high efficiency. Use thick copper PCBs (2oz vs. 1oz) to enhance full-load efficiency.
5) The analog signal lines should be routed away from the high-frequency planes. This ensures integrity of sensitive signals feeding back into the IC.
6 ) The ground connection for the analog and power section should be close to the IC. This keeps the ground current loops to a minimum. In cases where only one ground is used, adequate isolation between analog return signals and high-power signals must be maintained.

## Ordering Information

| PART | PINPACKAGE | VOUT <br> ADJUSTABLE <br> (FB TIED TO RESISTORDIVIDER) (V) | VOUT FIXED (FB TIED TO BIAS) (V) | MAXIMUM OPERATING CURRENT (A) | MINIMUM ILIM (A) | TIGHT OV THRESHOLD COMING OUT OF DROPOUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MAX20002ATPA/V+ | 20 TQFN-EP* | 1 to 10 | 5 | 2 | 2.5 | No |
| MAX20002ATPA/VY+** | 20 SW TQFN-EP* | 1 to 10 | 5 | 2 | 2.5 | No |
| MAX20002ATPB/V+ | 20 TQFN-EP* | 1 to 10 | 3.3 | 2 | 2.5 | No |
| MAX20002CATPA/V+ | 20 TQFN-EP* | 1 to 10 | 5 | 2 | 2.5 | Yes |
| MAX20002CATPB/V+ | 20 TQFN-EP* | 1 to 10 | 3.3 | 2 | 2.5 | Yes |
| MAX20002DATPA/VY+ | 20 SW TQFN-EP* | 1 to 10 | 5 | 2 | 2.5 | Yes |
| MAX20002DATPB/VY+ | 20 SW TQFN-EP* | 1 to 10 | 3.3 | 2 | 2.5 | Yes |
| MAX20003ATPA/V+ | 20 TQFN-EP* | 1 to 10 | 5 | 3 | 3.75 | No |
| MAX20003ATPA/VY+** | 20 SW TQFN-EP* | 1 to 10 | 5 | 3 | 3.75 | No |
| MAX20003ATPB/V+ | 20 TQFN-EP* | 1 to 10 | 3.3 | 3 | 3.75 | No |
| MAX20003CATPA/V+ | 20 TQFN-EP* | 1 to 10 | 5 | 3 | 3.75 | Yes |
| MAX20003CATPB/V+ | 20 TQFN-EP* | 1 to 10 | 3.3 | 3 | 3.75 | Yes |
| MAX20003CATPC/V+ | 20 TQFN-EP* | 1 to 10 | 5 | 3 | 5 | Yes |
| MAX20003CATPD/V+ | 20 TQFN-EP* | 1 to 10 | 3.3 | 3 | 5 | Yes |
| MAX20003DATPA/VY+ | 20 SW TQFN-EP* | 1 to 10 | 5 | 3 | 3.75 | Yes |
| MAX20003DATPB/VY+ | 20 SW TQFN-EP* | 1 to 10 | 3.3 | 3 | 3.75 | Yes |

Note: All devices operate over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating temperature range.
$N$ denotes an automotive qualified part.
+Denotes a lead $(P b)$-free/RoHS-compliant package.
SW = Side wettable.
*EP = Exposed pad.
**Future product-contact factory for availability.

## Chip Information

PROCESS: BiCMOS

## Revision History

| REVISION <br> NUMBER | REVISION <br> DATE |  | PESCRIPTION <br> PHANGS |  |
| :---: | :---: | :--- | :---: | :---: |
| 0 | $3 / 14$ | Initial release | - |  |
| 1 | $5 / 14$ | Added overvoltage-protection threshold spec to Electrical Characteristics table | 5 |  |
| 2 | $2 / 15$ | Updated the Benefits and Features section | 1 |  |
| 3 | $11 / 15$ | Added new package variants to Electrical Characteristics and Ordering Information <br> tables | $4,5,17$ |  |
| 4 | $3 / 16$ | Changed land pattern number in Package Information table from 90-0010 to 90-0009 | 17 |  |
| 5 | $4 / 16$ | Updated Ordering Information | 18 |  |
| 6 | $6 / 16$ | Removed MAX20003CATPA/V+ and MAX20003CATPB/V+ from Ordering Information | 18 |  |
| 7 | $6 / 16$ | Removed MAX20003CATPC/V+ and MAX20003CATPD/V+ from Ordering Information | 18 |  |
| 8 | $9 / 16$ | Updated Benefits and Features; added new package variants in Electrical Characteris- <br> tics, added TOC24 in Typical Operating Characteristics, updated FSYNC function in Pin <br> Description; removed future product designations, added new package variants, and <br> Tight OV Threshold column in Ordering Information; added new <br> Overvoltage Protection (OVP) section | $1,4,5,8,13,18$ <br> 9 | $4 / 17$ |

[^0]Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Voltage Regulators category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
TLF30682QVS01XUMA1 TPSM84209RKHR FAN53526UC106X FAN53526UC128X MP1587EN-LF FAN48610BUC33X FAN48617UC50X FAN53526UC89X MIC45116-1YMP-T1 NCV891234MW50R2G EN2342QI AST1S31PUR 16017 A6986FTR NCP81103MNTXG NCP81203PMNTXG MAX17242ETPA+ MAX16935RATEB/V+ MP2313GJ-Z NCP81208MNTXG MP8759GD-Z FAN53526UC100X FAN53526UC84X PCA9412AUKZ MP2314SGJ-Z AS1340A-BTDM-10 MP3421GG-P NCP81109GMNTXG MP6003DN-LF-Z MAX16935BAUES/V+ LT8315IFE\#PBF SCY1751FCCT1G NCP81109JMNTXG MAX16956AUBA/V+ AP3409ADNTR-G1 FAN48623UC36FX MPQ2454GH MPQ2454GH-AEC1 MP21148GQD-P AS3701B-BWLM-68 MPQ2143DJ-P MP9942AGJ-P MP8759GD-P MP5610GQG-P MP28200GG-P MP2451DJ-LF-Z MP2326GD-P MP2314SGJ-P MP2158AGQH-P MP2148GQD-18-P


[^0]:    For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

