## General Description

The MAX20010C/MAX20010D ICs are high-efficiency, synchronous step-down converters that operate with a 3.0 V to 5.5 V input voltage range and provide a 0.5 V to 1.5875 V output voltage range. The wide input/output voltage range and the ability to provide up to 6A load current make these ICs ideal for on-board point-of-load and post-regulation applications. The ICs achieve $\pm 2 \%$ output error over load, line, and temperature ranges. The MAX20010D offers improved transient response.
The ICs feature a 2.2 MHz fixed-frequency PWM mode for better noise immunity and load-transient response, and a pulse-frequency modulation mode (skip) for increased efficiency during light-load operation. The 2.2 MHz frequency operation allows the use of all-ceramic capacitors and minimizes the solution footprint. The programmable spread-spectrum frequency modulation minimizes radiated electromagnetic emissions. Integrated low $R_{D S(O N)}$ switches improve efficiency at heavy loads and make the layout a much simpler task with respect to discrete solutions.

The ICs are offered with factory-preset output voltages (see the Ordering Information for options). The ${ }^{2}{ }^{2} \mathrm{C}$ interface supports dynamic voltage adjustment with programmable slew rates. Other features include programmable soft-start, overcurrent, and overtemperature protections.

## Benefits and Features

- Fully Integrated, Synchronous 6A DC-DC Converter Enables Small Solution Size
- 3.0V to 5.5 V Operating Supply Voltage
- High-Precision Voltage Regulator for Applications Processors
- $\pm 2 \%$ Output-Voltage Accuracy
- Differential Remote Voltage Sensing
- ${ }^{2}{ }^{2}$ C-Controlled Output Voltage of 0.5 V to 1.27 V in 10 mV Steps, or 0.625 V to 1.5875 V in 12.5 mV Steps
- Excellent Load-Transient Performance
- Low-Noise Feature Reduces EMI
- 2.2MHz Operation
- Spread-Spectrum Option
- Frequency-Synchronization Input/Output
- Current-Mode, Forced-PWM, and Skip Operation
- Robust for the Automotive Environment
- PGOOD Output
- Overtemperature and Short-Circuit Protection
- 20-Pin ( $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ ) TQFN with an Exposed Pad
- $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Operating Temperature Range
- AECQ-100 Qualified

Ordering Information appears at end of data sheet.

## Typical Application Circuit



## Absolute Maximum Ratings



| Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) |  |
| :---: | :---: |
| TQFN (derate $30.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ). | 2424.2 mW |
| Operating Temperature Range....................... $40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |  |
| Junction Temperature | $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ}$ |
| Lead Temperature (soldering, 10s) | +300 |
| Soldering Temperature (reflow) | 260 |

TQFN (derate $30.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )............... 2424.2 mW
Operating Temperature Range......................... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Junction Temperature..................................................... $+150^{\circ} \mathrm{C}$
Storage Temperature Range ............................ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Soldering Temperature (reflow) ....................................... $+260^{\circ} \mathrm{C}$

## Package Thermal Characteristics (Note 2)

TQFN
Junction-to-Ambient Thermal Resistance ( $\theta_{\mathrm{JA}}$ ).......... $33^{\circ} \mathrm{C} / \mathrm{W}$
Junction-to-Case Thermal Resistance ( $\theta_{\mathrm{JC}}$ ) ................ $2^{\circ} \mathrm{C} / \mathrm{W}$
Note 1: Self-protected against transient voltages exceeding these limits for $\leq 50 \mathrm{~ns}$ under normal operation and loads up to the maximum rating output current.
Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

## Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE TYPE | PACKAGE CODE | OUTLINE NO. | LAND PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 20 TQFN-EP | T2044+4C | $\underline{21-100172}$ | $\underline{\underline{90-0409}}$ |
| 20 SW TQFN-EP | T2044Y+4C | $\underline{21-100068}$ | $\underline{90-0409}$ |

## Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{PV}}=\mathrm{V}_{\mathrm{AV}}=5.0 \mathrm{~V} . \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{J}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ under normal conditions, unless otherwise noted.) (Note 3)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage Range | $\mathrm{V}_{\text {IN }}$ | Fully operational |  | 3.0 |  | 5.5 | V |
| Undervoltage Lockout | UVLO | Rising |  |  | 2.85 | 3 |  |
|  |  | Falling |  |  | 2.55 |  |  |
| Shutdown Supply Current | $\mathrm{I}_{\mathrm{IN}}$ | EN = low | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 2.5 | 5 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$ |  | 4.5 |  |  |
| Supply Current | In | $\begin{aligned} & \mathrm{EN}=\text { high, } \mathrm{I}_{\mathrm{OUT}}=0 \mathrm{~mA}, \\ & \text { skip mode } \end{aligned}$ |  |  | 300 |  | $\mu \mathrm{A}$ |
| PWM Switching Frequency | fsw | Internally generated |  | 2.0 | 2.2 | 2.4 | MHz |
| Spread Spectrum |  | CONFIG.SS = 1 |  |  | +3 |  | \% |
| Voltage Accuracy | V OUT | $\mathrm{I}_{\text {LOAD }}=0 \mathrm{~A}$ <br> to $6 \mathrm{~A}, 3.0 \mathrm{~V} \leq$ <br> $\mathrm{V}_{\mathrm{PV}} \leq 5.5 \mathrm{~V}$ | $\begin{aligned} & 0.80 \mathrm{~V} \text { to } \\ & 1.5875 \mathrm{~V} \end{aligned}$ | -2 |  | +2 | \% |
|  |  |  | $\begin{aligned} & 0.50 \mathrm{~V} \text { to } \\ & 0.79 \mathrm{~V} \end{aligned}$ | -16 |  | +21 | mV |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{PV}}=\mathrm{V}_{\mathrm{AV}}=5.0 \mathrm{~V} . \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ under normal conditions, unless otherwise noted.) (Note 3)


THERMAL OVERLOAD

| Thermal-Shutdown Temperature |  | $T_{J}$ rising | 165 | ${ }^{\circ} \mathrm{C}$ |
| :--- | :---: | :--- | :---: | :---: |
| Hysteresis |  |  | 15 | ${ }^{\circ} \mathrm{C}$ |

POWER-GOOD OUTPUT (PG)

| PG Overvoltage (OV) Threshold, Rising |  | Percentage of nominal output, output voltage rising, blanked during slewing | $\begin{aligned} & 0.5 \mathrm{~V}<\mathrm{V}_{\text {OUT }} \\ & <0.79 \mathrm{~V} \end{aligned}$ | 104 | 108 | 112 | \% |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 0.8 \mathrm{~V}<\mathrm{V}_{\text {OUT }} \\ & <1.5875 \mathrm{~V} \end{aligned}$ | 105 | 108 | 111 |  |
| PG Undervoltage (UV) Threshold, Falling |  | Percentage of nominal output, output voltage falling, blanked during slewing | $\begin{aligned} & 0.5 \mathrm{~V}<\mathrm{V}_{\text {OUT }} \\ & <0.79 \mathrm{~V} \end{aligned}$ | 88 | 92 | 96 | \% |
|  |  |  | $\begin{aligned} & 0.8 \mathrm{~V}<\mathrm{V}_{\text {OUT }} \\ & <1.5875 \mathrm{~V} \end{aligned}$ | 89 | 92 | 95 |  |
| Active Timeout Period |  |  |  | 256 |  |  | Clocks |
| UV/OV Propagation Delay |  |  |  |  | 5 |  | $\mu \mathrm{s}$ |
| PG Output High-Leakage Current |  |  |  |  |  | 1 | $\mu \mathrm{A}$ |
| PG Output Low Level |  | $\begin{aligned} & 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{PV}} \leq 5.5 \mathrm{~V}, 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{AV}} \\ & \leq 5.5 \mathrm{~V} \text {, sinking }-2 \mathrm{~mA} \end{aligned}$ |  |  |  | 0.2 | V |
| DIGITAL INPUTS (SYNC, EN, ADDR) |  |  |  |  |  |  |  |
| Input High Level | $\mathrm{V}_{\text {IH }}$ |  |  | 1.5 |  |  | V |
| Input Low Level | $\mathrm{V}_{\text {IL }}$ |  |  |  |  | 0.5 | V |
| Input Hysteresis |  |  |  |  | 0.1 |  | V |
| EN Input Leakage Current |  | $\begin{aligned} & 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{PV}} \leq 5.5 \mathrm{~V}, \\ & 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{AV}} \leq 5.5 \mathrm{~V} \end{aligned}$ |  | 0.1 |  |  | $\mu \mathrm{A}$ |
| Enable Time |  | Rising EN to beginning of soft-start |  | 140 |  |  | $\mu \mathrm{S}$ |
| SYNC Input Pulldown |  |  |  |  | 100 | 150 | $\mathrm{k} \Omega$ |
| SYNC Input Frequency Range |  |  |  | 1.8 |  | 2.6 | MHz |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{PV}}=\mathrm{V}_{\mathrm{AV}}=5.0 \mathrm{~V} . \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{J}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ under normal conditions, unless otherwise noted.) (Note 3)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYNC OUTPUT |  |  |  |  |  |  |
| Output Low | V ${ }_{\text {OL }}$ | $\mathrm{I}_{\text {SINK }}=3 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output High | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & V_{\mathrm{PV}}=\mathrm{V}_{\mathrm{AV}}=5.0 \mathrm{~V}, \\ & \mathrm{I}_{\text {SOURCE }}=3 \mathrm{~mA} \end{aligned}$ | 4.2 |  |  | V |
| DIGITAL INPUTS (SDA, SCL) |  |  |  |  |  |  |
| Input High Level | $\mathrm{V}_{1 \mathrm{H} \text { _I2C }}$ |  | 1.3 |  |  | V |
| Input Low Level | VIL_I2C |  |  |  | 0.5 | V |
| Input Hysteresis |  |  |  | 0.1 |  | V |
| Input Leakage Current |  | $\begin{aligned} & 0 V \leq V_{P V} \leq 5.5 \mathrm{~V}, \\ & 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{AV}} \leq 5.5 \mathrm{~V} \end{aligned}$ |  | 0.1 |  | $\mu \mathrm{A}$ |
| $1^{2} \mathrm{C}$ INTERFACE |  |  |  |  |  |  |
| Clock Frequency | $\mathrm{f}_{\text {SCL }}$ |  |  |  | 3.4 | MHz |
| Setup Time (Repeated) START | tsu:STA | (Note 4) | 160 |  |  | ns |
| Hold Time (Repeated) START | $t_{\text {HD: }}$ STA | (Note 4) | 160 |  |  | ns |
| SCL Low Time | t Low | (Note 4) | 160 |  |  | ns |
| SCL High Time | thigh | (Note 4) | 60 |  |  | ns |
| Data Setup Time | tsu:DAT | (Note 4) | 50 |  |  | ns |
| Data Hold Time | $t_{\text {thD: }}$ DAT | (Note 4) | 0 |  | 70 | ns |
| Setup Time for STOP Condition | tSU:STO | (Note 4) | 160 |  |  | ns |
| Spike Suppression |  | (Note 4) |  | 20 |  | ns |
| SDA Output Low | VOL_SDA | $\mathrm{I}_{\text {SINK }}=13 \mathrm{~mA}$ |  |  | 0.4 | V |

Note 3: All units are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. All temperature limits are guaranteed by design.
Note 4: Guaranteed by design. Not production tested.

## Typical Operating Characteristics

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)










## Typical Operating Characteristics (continued)

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


Pin Configuration


## Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1-4 | LX | Inductor Connection. Connect LX to the switched side of the inductor. Connect all LX pins together. |
| 5-7 | PGND | Power Ground. Connect all PGND pins together. |
| 8 | SDA | $1^{2} \mathrm{C}$ Data I/O |
| 9 | SCL | $1^{2} \mathrm{C}$ Clock Input |
| 10 | RS- | Buck Regulator Remote Voltage-Sense Negative Input |
| 11 | RS+ | Buck Regulator Remote Voltage-Sense Positive Input |
| 12 | PG | Open-Drain Power-Good Output. This output remains low for $120 \mu$ s after the output has reached its regulation level (see the Electrical Characteristics table). To obtain a logic signal, pull up PG with an external resistor. |
| 13 | EN | Active-High Enable Input. When EN is high, the device enters soft-start. When EN is low, the device enters soft-shutdown. |
| 14 | SYNC | SYNC I/O. When configured as an input, connect SYNC to GND or leave unconnected to enable skipmode operation under light loads. Connect SYNC to AV or an external clock to enable fixed-frequency, forced-PWM (FPWM) mode operation. When configured as an output, connect SYNC to other devices' SYNC inputs. |
| 15 | GND | Analog Ground |
| 16 | AV | Analog Input Supply. Filter AV using a $100 \Omega$ resistor from PV and a $1 \mu \mathrm{~F}$ ceramic capacitor from AV to GND. |
| 17 | ADDR | $1^{2} \mathrm{C}$ Address Select. See the Ordering Information table for default ${ }^{2} \mathrm{C}$ settings. |
| 18-20 | PV | Power Input Supply. Connect a $4.7 \mu$ F or larger ceramic capacitor from PV to PGND. Connect all PV pins together. |
| - | EP | Exposed Pad. Connect EP to ground. Connecting the exposed pad to ground does not remove the requirement for proper ground connections to PGND. The exposed pad is attached with epoxy to the substrate of the die, making it an excellent path to remove heat from the IC. |

## Automotive Single 6A Step-Down Converters

## Detailed Description

The MAX20010C/MAX20010D ICs are high-efficiency, synchronous step-down converters that operate with a 3.0 V to 5.5 V input voltage range and provide a 0.5 V to 1.5875 V output voltage range. The ICs deliver up to 6A of load current and achieve $\pm 2 \%$ output error over load, line, and temperature ranges. The MAX20010D offers improved transient performance.
Optional spread-spectrum frequency modulation minimizes radiated electromagnetic emissions due to the switching frequency. The $\mathrm{I}^{2}$ C-programmable I/O (SYNC) enables system synchronization.

Integrated low $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ switches help improve efficiency at heavy loads and make the layout a much simpler task with respect to discrete solutions. The ICs are offered with a factory-preset output voltage that is dynamically adjustable through the $\mathrm{I}^{2} \mathrm{C}$ interface. The output voltage can be set to any desired value between 0.5 V and 1.27 V in 10 mV steps, and between 0.625 V and 1.5875 V in 12.5 mV steps.

Additional features include adjustable soft-start, powergood delay, DVS rate, overcurrent, and overtemperature protections (see Figure 1).


Figure 1. Internal Block Diagram

## ${ }^{2}{ }^{2}$ C Interface

The ICs feature an ${ }^{2} \mathrm{C}, 2$-wire serial interface consisting of a serial-data line (SDA) and serial-clock line (SCL). SDA and SCL facilitate communication between the ICs and the master at clock rates up to 3.4 MHz . The master, typically a microcontroller, generates SCL and initiates data transfer on the bus. Figure 2 shows the 2-wire interface timing diagram.
A master device communicates with the ICs by transmitting the proper address followed by the data word. Each transmit sequence is framed by a START (S) or Repeated START (Sr) condition and a STOP (P) condition. Each word transmitted over the bus is 8 bits long and is always followed by an acknowledge clock pulse.
The SDA line operates as both an input and an open-drain output. A pullup resistor greater than $500 \Omega$ is required on the SDA bus. The SCL line operates as an input only. A pullup resistor greater than $500 \Omega$ is required on SCL if there are multiple masters on the bus, or if the master in a single-master system has an open-drain SCL output.

Series resistors in line with SDA and SCL are optional. The SCL and SDA inputs suppress noise spikes to assure proper device operation even on a noisy bus.

## Bit Transfer

One data bit is transferred during each SCL cycle. The data on SDA must remain stable during the high period of the SCL pulse. Changes in SDA while SCL is high are control signals (see the START and STOP Conditions section). SDA and SCL idle high when the $\mathrm{I}^{2} \mathrm{C}$ bus is not busy.

## START and STOP Conditions

A master device initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA while SCL is high (Figure 3). A START ( S ) condition from the master signals the beginning of a transmission to the IC. The master terminates transmission, and frees the bus, by issuing a STOP (P) condition. The bus remains active if a Repeated START ( Sr ) condition is generated instead of a STOP condition.


Figure 2. $I^{2} \mathrm{C}$ Timing Diagram


Figure 3. START, STOP, and Repeated START Conditions

## Early STOP Condition

The ICs recognize a STOP condition at any point during data transmission, except if the STOP condition occurs in the same high pulse as a START condition.

## Clock Stretching

In general, the clock-signal generation for the ${ }^{2} \mathrm{C}$ bus is the responsibility of the master device. The ${ }^{2}$ C specification allows slow slave devices to alter the clock signal by holding down the clock line. The process in which a slave device holds down the clock line is typically called clock stretching. The ICs do not use any form of clock stretching to hold down the clock line.

## I2C General Call Address

The ICs do not implement the I2 ${ }^{2}$ specification's "general call address." If the IC sees the general call address (0b0000_0000), it does not issue an acknowledge.

## Slave Address

Once the device is enabled, the ${ }^{2} \mathrm{C}$ slave address is set by the ADDR pin.
The address is defined as the 7 most significant bits (MSBs) followed by the R/W bit. Set the R/W bit to 1 to configure the IC to read mode. Set the $R / \bar{W}$ bit to 0 to configure the device to write mode. The address is the first byte of information sent to the device after the START condition. See Table 1 for I2C slave addresses.

## Acknowledge

The acknowledge bit (ACK) is a clocked 9th bit that the ICs use to handshake receipt each byte of data (Figure 4). The device pulls down SDA during the master-generated 9th clock pulse. The SDA line must remain stable and low during the high period of the acknowledge clock pulse. Monitoring ACK allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the


Figure 4. Acknowledge Condition
Table 1. I ${ }^{2}$ C Slave Addresses

| ADDR <br> PIN | A6 | A5 | A4 | A3 | A2* | A1* | A0 | WRITE | READ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | $0 \times 70$ | $0 \times 71$ |
| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | $0 \times 72$ | $0 \times 73$ |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | $0 \times 74$ | $0 \times 75$ |
| 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | $0 \times 76$ | $0 \times 77$ |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | $0 \times 78$ | $0 \times 79$ |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | $0 \times 7 A$ | $0 \times 7 B$ |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | $0 \times 7 C$ | $0 \times 7 D$ |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | $0 \times 7 E$ | $0 \times 7 F$ |

[^0]event of an unsuccessful data transfer, the bus master can reattempt communication.

## Write Data Format

A write to the device includes:

- Transmission of a START condition
- Slave address with the write bit set to 0
- 1 byte of data to the register address
- 1 byte of data to the command register
- STOP condition. .
(Figure 5 illustrates the proper format for one frame)


## Read Data Format

A read from the device includes:

- Transmission of a START condition
- Slave address with the write bit set to 0
- 1 byte of data to the register address
- Restart condition
- Slave address with the read bit set to 1
- 1 byte of data to the command register
- STOP condition
(Figure 5 illustrates the proper format for one frame)


## Writing to a Single Register

Figure 6 shows the protocol for the ${ }^{2} \mathrm{C}$ master device to write 1 byte of data to the ICs. This protocol is the same as the SMBus specification's "write byte" protocol.
The "write byte" protocol is as follows:

1) Master sends a START command (S).
2) Master sends the 7-bit slave address followed by a write bit ( $\mathrm{R} / \overline{\mathrm{W}}=0$ ).
3) Addressed slave asserts an acknowledge (A) by pulling SDA low.
4) Master sends an 8-bit register pointer.
5) Slave acknowledges the register pointer.
6) Master sends a data byte.
7) Slave updates with the new data.
8) Slave acknowledges or not acknowledges the data byte. The next rising edge on SDA loads the data byte into its target register and the data becomes active.
9) Master sends a STOP condition (P) or a Repeated START condition (Sr).

## Writing Multiple Bytes Using Register-Data Pairs

Figure 7 shows the protocol for the $\mathrm{I}^{2} \mathrm{C}$ master device to write multiple bytes to the ICs using register-data pairs. This protocol allows the $I^{2} \mathrm{C}$ master device to address the slave only once and then send data to multiple registers in a random order. Registers can be written continuously until the master issues a STOP condition.
The "multiple byte register-data pair" protocol is as follows:

1) Master sends a START command.
2) Master sends the 7-bit slave address followed by a write bit.
3) Addressed slave asserts an acknowledge by pulling SDA low.
4) Master sends an 8-bit register pointer.
WRITE BYTE

| S | SLAVE WRITE <br> ADDRESS | A | REGISTER <br> ADDRESS | A | DATA | NA | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

WRITE MULTIPLE BYTES

| S | SLAVE WRITE <br> ADDRESS | A | REGISTER <br> ADDRESS | A | DATA 1 | A | REGISTER <br> ADDRESS | A | DATA 2 | $\cdots$ | REGISTER <br> ADDRESS | A | DATA 2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

read byte

| S | SLAVE WRITE ADDRESS | A | REGISTER ADDRESS | A | Sr | SLAVE READ ADDRESS | A | DATA | NA | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

READ SEQUENTIAL BYTES


Figure 5. Data Format of $I^{2}$ C Interface


Figure 6. Write Byte Format
5) Save acknowledges the register pointer.
6) Master sends a data byte.
7) Slave acknowledges the data byte. The next rising edge on SDA loads the data byte into its target register and the data becomes active.
8) Steps 4-7 are repeated as many times as the master requires.
9) Master sends a STOP condition. During the rising edge of the stop-related SDA edge, the data byte that was previously written is loaded into the target register and becomes active.

## PG Output

The ICs feature an open-drain PGOOD output that asserts low when the output voltage exceeds the PG_OV and PG_ UV thresholds. PG remains low for a fixed timeout period after the output is within the regulation window. Connect PG to a logic supply using a pullup resistor.

## Soft-Start

The ICs include a programmable startup fixed soft-start rate. Soft-start time limits startup inrush current by forcing the output voltage to ramp up towards its regulation point.

## Shutdown

During shutdown, the output voltage is ramped down at the $5.5 \mathrm{mV} / \mu \mathrm{s}$ slew rate. Once the controlled ramp is stopped, the output voltage is typically around 0.15 V at no load.

## Spread-Spectrum Option

The ICs, featuring spread-spectrum (SS) operation, vary the internal operating frequency down by $3 \%$ relative to the internally generated operating frequency of 2.2 MHz (typ). This function does not apply to externally applied oscillation frequency.

## Synchronization (SYNC)

SYNC is factory-programmable I/O (see Ordering Information for the available options). When SYNC is configured as an input, a logic-high on the FPWM bit enables SYNC to accept signal frequencies in the range of 1.8 MHz $<\mathrm{f}_{\text {SYNC }}<2.6 \mathrm{MHz}$. When SYNC is configured as an output, it outputs the internal PWM switching frequency.

## Current-Limit/Short-Circuit Protection

The current-limit feature protects the ICs against shortcircuit and overload conditions at the output. After soft-start is completed, if $\mathrm{V}_{\text {OUT }}$ is less than $50 \%$ of the set value and the IC is in current limit, the IC shuts off for 4 ms (at 2.2 MHz switching frequency) and repeats soft-start. This cycle repeats until the short or overload condition is removed. See the short-circuit (PWM) waveform for an example.


Figure 7. Write Register (Data-Pair Format)

Table 2. Register Map

| REG | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 | REGISTER <br> ADDRESS | R/W | POWER- <br> ON <br> RESET |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ID | DEV3 | DEV2 | DEV1 | DEV0 | R3 | R2 | R1 | R0 | $0 \times 00$ | $R$ | $0 \times 00$ |
| - | - | - | - | - | - | - | - | - | $0 \times 01$ | R/W | $0 \times 00$ |
| VIDMAX | - | VMAX6 | VMAX5 | VMAX4 | VMAX3 | VMAX2 | VMAX1 | VMAX0 | $0 \times 02$ | $R / W$ | OTP |
| Reserved* | Reserved* | - | - | - | - | - | Reserved* | Reserved* | $0 \times 03$ | $R / W$ | $0 \times 02$ |
| STATUS | INTERR | TRKERR | VRHOT | UV | OV | OC | VMERR | 0 | $0 \times 04$ | $R$ | $0 \times 00$ |
| CONFIG | VSTEP | - | - | - | FPWM | SS | SO1 | SO0 | $0 \times 05$ | R/W | OTP |
| SLEW | - | - | - | - | SR3 | SR2 | SR1 | SR0 | $0 \times 06$ | R/W | OTP |
| VID | - | VID6 | VID5 | VID4 | VID3 | VID2 | VID1 | VID0 | $0 \times 07$ | R/W | OTP |
| Reserved* | - | - | Reserved* | Reserved* | Reserved* | Reserved** | Reserved* | Reserved* | $0 \times 2 B$ | R/W | $0 \times 00$ |

*Note: Reserved registers and bits are not used for readback; they are reserved for internal use.

Table 3. Identification Registers (ID)

| ID |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT NO. | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
| NAME | DEV3 | DEV2 | DEV1 | DEV0 | R3 | R2 | R1 | R0 |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| BIT |  |
| :---: | :--- |
| DEV[7:4] | Device ID: <br> MAX20010C/MAX20010D $=0 \times 0$ |
| R[3:0] | $0 \times 3$ |

Table 4. Maximum Voltage-Setting Registers (VIDMAX)

| VIDMAX |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT NO. | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NAME | - | VMAX6 | VMAX5 | VMAX4 | VMAX3 | VMAX2 | VMAX1 | VMAX0 |
| POR | OTP | OTP | OTP | OTP | OTP | OTP | OTP | OTP |


| BIT | BIT DESCRIPTION |
| :---: | :--- |
| VMAX[6:0] | Maximum Voltage Setting: <br> If VID[] > VMAX[], a fault is set and the actual voltage will be capped by VMAX[]. See Table 9 for voltage <br> selections. |

Table 5. Configuration Registers (CONFIG)

| CONFIG |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT NO. | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
| NAME | VSTEP | - | - | - | FPWM | SS | SO1 | SO0 |
| POR | OTP | OTP | OTP | OTP | OTP | OTP | OTP | OTP |


| BIT | BIT DESCRIPTION |
| :---: | :--- |
| VSTEP | Voltage Step Size—Sets the voltage step size for the LSB of SETVOUT: <br> $0=10 \mathrm{mV}$ <br> $1=12.5 \mathrm{mV}$ |
| FPWM | Forced-PWM Mode: <br> $0=$ Mode controlled by SYNC pin. When SYNC is output device is always FPWM mode. <br> $1=$ Forced-PWM Mode. Overrides SYNC skip mode setting when SYNC is an input. |
|  | Spread-Spectrum Clock Setting: <br> $0=$ Disabled <br> $1=+3 \%$ spread |
|  | SYNC I/O Select: <br> $00=$ Master: Input, rising edge starts cycle <br> $01=$ Master: Input, falling edge starts cycle <br> $10=$ Master: Output, falling edge starts cycle <br> $11=$ Unused |

## Table 6. Status Registers (STATUS)

| STATUS |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT NO. | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
| NAME | INTERR | Reserved* | VRHOT | UV | OV | OC | VMERR | 0 |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


| BIT | BIT DESCRIPTION |
| :---: | :--- |
| INTERR | Internal Hardware Error: <br> This bit is set to 1 when ATE trimming and testing is not complete. |
| Reserved | Reserved registers and bits are not used for readback; they are reserved for internal use. |
| VRHOT | Thermal-Shutdown Indication: <br> This bit indicates if thermal shutdown has occurred since the last time the STATUS register was read. |
| UV | VOUT Undervoltage: <br> This bit indicates if the output is currently under the target voltage. |
| OV | VOUT Overvoltage: <br> This bit indicates if the output is currently over the target voltage. |
| OC | VOUT Overcurrent: <br> This bit indicates if an overcurrent event has occurred since the last time the STATUS register was read. |
| VMERR | VOUT MAX Error: Set to 1 if VID[] > VOUTMAX[] is in normal mode. |

Table 7. Slew-Rate Registers (SLEW)

| SLEW |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT NO. | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
| NAME | - | - | - | - | SR3 | SR2 | SR1 | SR0 |
| POR | OTP | OTP | OTP | OTP | OTP | OTP | OTP | OTP |


| SR[3:0] | SOFT-START SLEW RATE (mV/us)* | DVS SLEW RATE (mV/us)* |
| :---: | :---: | :---: |
| XXXX0000 | 22 | 22 |
| XXXX0001 | 11 | 22 |
| XXXX0010 | 5.5 | 22 |
| XXXX0011 | 11 | 11 |
| XXXX0100 | 5.5 | 11 |
| XXXX0101 | 44 | 44 |
| XXXX0110 | 22 | 44 |
| XXXX0111 | 11 | 44 |
| XXXX1000 | 5.5 | 44 |
| XXXX1001 | 5.5 | 5.5 |
| XXXX1010-XXXX1111 | Reserved | Reserved |

*Note: VSTEP = '0'; when VSTEP = '1', increase by a factor of 1.25.

## Table 8. Output-Voltage Registers, VID

| VID |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BIT NO. | BIT 7 | BIT 6 | BIT 5 | BIT 4 | BIT 3 | BIT 2 | BIT 1 | BIT 0 |
| NAME | - | VID6 | VID5 | VID4 | VID3 | VID2 | VID1 | VID0 |
| POR | OTP | OTP | OTP | OTP | OTP | OTP | OTP | OTP |


| BIT | BIT DESCRIPTION |
| :---: | :--- |
| VID[6:0] | Target Voltage Setting: <br> VOUT ramps at the programmed DVS ramp until it reaches VSET. See Table 9 for voltage selections. |

Table 9. VID Output-Voltage Selections

| VID[6:0] | $\begin{gathered} \mathrm{VOUT}_{\text {(V) }} \\ (\mathrm{VSTEP}=0) \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\text {OUT }}(\mathrm{V}) \\ \text { (VSTEP = } \end{gathered}$ | VID[6:0] | $\begin{gathered} \mathrm{V}_{\text {OUT }}(\mathrm{V}) \\ \text { (VSTEP = } \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\text {OUT }}(\mathrm{V}) \\ \text { (VSTEP }=1 \text { ) } \end{gathered}$ | VID[6:0] | $\begin{gathered} \mathrm{V}_{\text {OUT }}(\mathrm{V}) \\ \text { (VSTEP = } 0 \text { ) } \end{gathered}$ | $\begin{gathered} \mathrm{V}_{\text {OUT }}(\mathrm{V}) \\ \text { (VSTEP = } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 00$ | OFF | OFF | $0 \times 20$ | 0.810 | 1.0125 | $0 \times 40$ | 1.130 | 1.4125 |
| $0 \times 01$ | 0.500 | 0.6250 | $0 \times 21$ | 0.820 | 1.0250 | $0 \times 41$ | 1.140 | 1.4250 |
| $0 \times 02$ | 0.510 | 0.6375 | $0 \times 22$ | 0.830 | 1.0375 | $0 \times 42$ | 1.150 | 1.4375 |
| $0 \times 03$ | 0.520 | 0.6500 | $0 \times 23$ | 0.840 | 1.0500 | 0x43 | 1.160 | 1.4500 |
| $0 \times 04$ | 0.530 | 0.6625 | $0 \times 24$ | 0.850 | 1.0625 | $0 \times 44$ | 1.170 | 1.4625 |
| $0 \times 05$ | 0.540 | 0.6750 | $0 \times 25$ | 0.860 | 1.0750 | $0 \times 45$ | 1.180 | 1.4750 |
| $0 \times 06$ | 0.550 | 0.6875 | $0 \times 26$ | 0.870 | 1.0875 | 0x46 | 1.190 | 1.4875 |
| $0 \times 07$ | 0.560 | 0.7000 | $0 \times 27$ | 0.880 | 1.1000 | $0 \times 47$ | 1.200 | 1.5000 |
| $0 \times 08$ | 0.570 | 0.7125 | $0 \times 28$ | 0.890 | 1.1125 | 0x48 | 1.210 | 1.5125 |
| $0 \times 09$ | 0.580 | 0.7250 | $0 \times 29$ | 0.900 | 1.1250 | 0x49 | 1.220 | 1.5250 |
| $0 \times 0 \mathrm{~A}$ | 0.590 | 0.7375 | $0 \times 2 \mathrm{~A}$ | 0.910 | 1.1375 | $0 \times 4 \mathrm{~A}$ | 1.230 | 1.5375 |
| $0 \times 0 \mathrm{~B}$ | 0.600 | 0.7500 | $0 \times 2 \mathrm{~B}$ | 0.920 | 1.1500 | $0 \times 4 \mathrm{~B}$ | 1.240 | 1.5500 |
| $0 \times 0 \mathrm{C}$ | 0.610 | 0.7625 | $0 \times 2 \mathrm{C}$ | 0.930 | 1.1625 | 0x4C | 1.250 | 1.5625 |
| 0x0D | 0.620 | 0.7750 | 0x2D | 0.940 | 1.1750 | 0x4D | 1.260 | 1.5750 |
| 0x0E | 0.630 | 0.7875 | $0 \times 2 \mathrm{E}$ | 0.950 | 1.1875 | $0 \times 4 \mathrm{E}$ | 1.270 | 1.5875 |
| 0x0F | 0.640 | 0.8000 | 0x2F | 0.960 | 1.2000 |  |  |  |
| $0 \times 10$ | 0.650 | 0.8125 | $0 \times 30$ | 0.970 | 1.2125 |  |  |  |
| $0 \times 11$ | 0.660 | 0.8250 | $0 \times 31$ | 0.980 | 1.2250 |  |  |  |
| $0 \times 12$ | 0.670 | 0.8375 | $0 \times 32$ | 0.990 | 1.2375 |  |  |  |
| $0 \times 13$ | 0.680 | 0.8500 | $0 \times 33$ | 1.000 | 1.2500 |  |  |  |
| $0 \times 14$ | 0.690 | 0.8625 | $0 \times 34$ | 1.010 | 1.2625 |  |  |  |
| $0 \times 15$ | 0.700 | 0.8750 | $0 \times 35$ | 1.020 | 1.2750 |  |  |  |
| $0 \times 16$ | 0.710 | 0.8875 | $0 \times 36$ | 1.030 | 1.2875 |  |  |  |
| $0 \times 17$ | 0.720 | 0.9000 | $0 \times 37$ | 1.040 | 1.3000 |  |  |  |
| $0 \times 18$ | 0.730 | 0.9125 | $0 \times 38$ | 1.050 | 1.3125 |  |  |  |
| 0x19 | 0.740 | 0.9250 | $0 \times 39$ | 1.060 | 1.3250 |  |  |  |
| $0 \times 1 \mathrm{~A}$ | 0.750 | 0.9375 | $0 \times 3$ A | 1.070 | 1.3375 |  |  |  |
| $0 \times 1 \mathrm{~B}$ | 0.760 | 0.9500 | 0x3B | 1.080 | 1.3500 |  |  |  |
| 0x1C | 0.770 | 0.9625 | $0 \times 3 \mathrm{C}$ | 1.090 | 1.3625 |  |  |  |
| 0x1D | 0.780 | 0.9750 | 0x3D | 1.100 | 1.3750 |  |  |  |
| $0 \times 1 \mathrm{E}$ | 0.790 | 0.9875 | 0x3E | 1.110 | 1.3875 |  |  |  |
| 0x1F | 0.800 | 1.0000 | 0x3F | 1.120 | 1.4000 |  |  |  |

## PWM/Skip Modes

The ICs feature a SYNC input that puts the converter either in skip mode or forced-PWM mode of operation. See the Pin Description table for mode details. In PWM mode, the converter switches at a constant frequency with variable on-time. In skip mode, the converter's switching frequency is load-dependent until the output load reaches a certain threshold. At higher load current, the switching frequency does not change and the operating mode is similar to the PWM mode. Skip mode helps improve efficiency in light-load applications by transferring more energy to the output during each on cycle, so the converter does not switch MOSFETs on and off as often as is the case in PWM mode. Consequently, the gate charge and switching losses are much lower in skip mode.

## Overtemperature Protection

Thermal-overload protection limits the total power dissipation in the ICs. When the junction temperature exceeds $165^{\circ} \mathrm{C}$ (typ), an internal thermal sensor shuts down the internal bias regulator and the step-down controller, allowing the ICs to cool. The thermal sensor turns on the ICs again after the junction temperature cools by $15^{\circ} \mathrm{C}$.

## Applications Information

## Input Capacitor

The input filter capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple on the input caused by the circuit's switching.
The input capacitor RMS current requirement ( ${ }^{( } \mathrm{RMS}$ ) is defined by the following equation:

$$
\mathrm{I}_{\mathrm{RMS}}=\mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})} \frac{\sqrt{\mathrm{V}_{\mathrm{OUT}}\left(\mathrm{~V}_{\mathrm{PV}}-\mathrm{V}_{\mathrm{OUT}}\right)}}{\mathrm{V}_{\mathrm{PV}_{-}}}
$$

$I_{R M S}$ has a maximum value when the input voltage equals twice the output voltage ( $\mathrm{V}_{\mathrm{PV}_{-}}=2 \mathrm{~V}_{\mathrm{OUT}}$ ), so $\mathrm{I}_{\mathrm{RMS}}(\mathrm{MAX})$ $=I_{\text {LOAD (MAX) }} / 2$.

Choose an input capacitor that exhibits less than $+10^{\circ} \mathrm{C}$ self-heating temperature rise at the RMS input current for optimal long-term reliability:

$$
\mathrm{ESR}_{\mathrm{IN}}=\frac{\Delta \mathrm{V}_{\mathrm{ESR}}}{\mathrm{I}_{\mathrm{OUT}}+\frac{\Delta \mathrm{l}_{\mathrm{L}}}{2}}
$$

where:

$$
\Delta I_{L}=\frac{\left(V_{P V_{-}}-V_{\text {OUT }}\right) \times V_{\text {OUT }}}{V_{P V_{-}} \times f_{S W} \times L}
$$

and:

$$
\mathrm{C}_{\mathrm{IN}}=\frac{\mathrm{I}_{\mathrm{OUT}} \times \mathrm{D}(1-\mathrm{D})}{\Delta \mathrm{V}_{\mathrm{Q}} \times \mathrm{f}_{\mathrm{SW}}}
$$

and:

$$
\mathrm{D}=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{PV}}}
$$

IOUT is the maximum output current, $D$ is the duty cycle.

## Inductor Selection

The ICs are optimized to use a nominal $0.22 \mu \mathrm{H}$ inductor value. $0.15 \mu \mathrm{H}$ to $0.33 \mu \mathrm{H}$ inductors can also be used.
Inductors are rated for maximum saturation current. The maximum inductor current equals the maximum load current in addition to half the peak-to-peak ripple current:

$$
\left.I_{\text {PEAK }}=I_{\text {LOAD }} \text { MAX }\right)+\frac{\Delta I_{\text {INDUCTOR }}}{2}
$$

The actual peak-to-peak inductor ripple current is calculated in the previous $\Delta I_{\mathrm{L}}$ equation.
The saturation current should be $>$ IPEAK, or at least in a range where the inductance does not degrade significantly.

## Output Capacitor

The MAX20010C is stable with $2 x 47 \mu \mathrm{~F}$ (typ) or more of X7R ceramic capacitance on the output, while the MAX20010D is stable with $3 x 47 \mu \mathrm{~F}$ (typ). Phase and gain margin must be measured with the worst-case-derated output capacitance to ensure stability. Larger capacitance values can be used to minimize $\mathrm{V}_{\text {SAG }}$ and $\mathrm{V}_{\text {SOAR }}$ during load transients.

## Setting the Output Voltage Externally

An external resistive divider can be used to set the output voltage, or to change the voltage range that can be programmed through $I^{2}$ C. This should only be done with VSTEP $=0(10 \mathrm{mV}$ steps). To set the output voltage, connect a resistive divider from the output (OUT) to RS+ to GND, as shown in Figure 8. Select RFB2 (RS+ to GND resistor) $\leq 100 \mathrm{k} \Omega$. Calculate $\mathrm{R}_{\mathrm{FBA}}$ (OUT to RS+ resistor) with the following equation:

$$
\mathrm{R}_{\mathrm{FB} 1}=\mathrm{R}_{\mathrm{FB} 2}\left[\left(\frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{RS}+}}\right)-1\right]
$$

where $\mathrm{V}_{\mathrm{RS}+}=$ programmed VID voltage.
Capacitor $\mathrm{C}_{\text {FB1 }}$ can help improve the phase margin when using a resistive divider. Determine C $_{\text {FB1 }}$ from the following equation:


Figure 8. Adjustable Output-Voltage Setting

$$
C_{F B 1}=10 \frac{R_{F B 2}}{R_{F B 1}} \mathrm{pF}
$$

## Ordering Information

| PART | PIN- <br> PACKAGE | VOUT <br> $(\mathbf{V})$ | VMAX[6:0] | CONFIG | VID[6:0] | SLEW | I2C ADDR = 0 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MAX20010CATPD/V+ | 20 TQFN-EP* | 0.82 | $0 \times 3 C(1.09 \mathrm{~V})$ | $0 \times 0 \mathrm{E}$ | $0 \times 21(0.82 \mathrm{~V})$ | $0 \times 09$ | $0 \times 70$ |
| MAX20010CATPE/V+ | 20 TQFN-EP* | 0.80 | $0 \times 29(0.90 \mathrm{~V})$ | $0 \times 08$ | $0 \times 1 \mathrm{~F}(0.80 \mathrm{~V})$ | $0 \times 09$ | $0 \times 74$ |
| MAX20010CATPJ/V+ | 20 TQFN-EP* | 1.20 | $0 \times 4 \mathrm{C}(1.25 \mathrm{~V})$ | $0 \times 08$ | $0 \times 47(1.20 \mathrm{~V})$ | $0 \times 03$ | $0 \times 70$ |
| MAX20010CATPL/V+ | 20 TQFN-EP* | 1.00 | $0 \times 42(1.15 \mathrm{~V})$ | $0 \times 06$ | $0 \times 33(1.00 \mathrm{~V})$ | $0 \times 03$ | $0 \times 70$ |
| MAX20010CATPM/V+ | 20 TQFN-EP* | 1.00 | $0 \times 3 \mathrm{D}(1.10 \mathrm{~V})$ | $0 \times 08$ | $0 \times 33(1.00 \mathrm{~V})$ | $0 \times 03$ | $0 \times 70$ |
| MAX20010CATPQ/V+ | 20 TQFN-EP* | 0.60 | $0 \times 1 F(0.80 \mathrm{~V})$ | $0 \times 08$ | $0 \times 0 \mathrm{~B}(0.60 \mathrm{~V})$ | $0 \times 03$ | $0 \times 70$ |
| MAX20010CATPU/V+ | 20 TQFN-EP* | 1.03 | $0 \times 3 B(1.08 \mathrm{~V})$ | $0 \times 0 \mathrm{C}$ | $0 \times 36(1.03 \mathrm{~V})$ | $0 \times 00$ | $0 \times 70$ |
| MAX20010DATPN/V+ | 20 TQFN-EP* | 1.00 | $0 \times 42(1.15 \mathrm{~V})$ | $0 \times 08$ | $0 \times 33(1.00 \mathrm{~V})$ | $0 \times 03$ | $0 \times 70$ |
| MAX20010DATPO/V+ | 20 TQFN-EP* | 0.91 | $0 \times 42(1.15 \mathrm{~V})$ | $0 \times 08$ | $0 \times 2 \mathrm{~A}(0.91 \mathrm{~V})$ | $0 \times 03$ | $0 \times 70$ |
| MAX20010DATPO/VY+ | 20 SW TQFN-EP* | 0.91 | $0 \times 42(1.15 \mathrm{~V})$ | $0 \times 08$ | $0 \times 2 \mathrm{~A}(0.91 \mathrm{~V})$ | $0 \times 03$ | $0 \times 70$ |
| MAX20010DATPP/V+ | 20 TQFN-EP* | 0.87 | $0 \times 42(1.15 \mathrm{~V})$ | $0 \times 08$ | $0 \times 26(0.87 \mathrm{~V})$ | $0 \times 03$ | $0 \times 70$ |
| MAX20010DATPR/V+ | 20 TQFN-EP* | 0.90 | $0 \times 42(1.15 \mathrm{~V})$ | $0 \times 08$ | $0 \times 29(0.90 \mathrm{~V})$ | $0 \times 00$ | $0 \times 70$ |
| MAX20010DATPT/V+ | 20 TQFN-EP* | 0.75 | $0 \times 42(1.15 \mathrm{~V})$ | $0 \times 08$ | $0 \times 1 \mathrm{~A}(0.75 \mathrm{~V})$ | $0 \times 03$ | $0 \times 70$ |

[^1]Revision History

| REVISION <br> NUMBER | REVISION <br> DATE |  | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: | :---: |
| 0 | $9 / 17$ | Initial release | - |  |
| 1 | $3 / 18$ | Updated Table 7, Output Capacitor section, and Ordering Information | $16,18-19$ |  |
| 2 | $4 / 18$ | Updated Package Information table and Table 7. Added MAX20010DATPR/V+ as a <br> future product to the Ordering Information table. | $2,16,19$ |  |
| 3 | $8 / 18$ | Updated equation in the Setting the Output Voltage Externally section. Added MAX- <br> 20010CATPE/V+** as a future product and removed future product designation from <br> MAX20010DATPR/V+ in the Ordering Information table. | 19 |  |
| 4 | $11 / 18$ | Updated Package Information table. Added MAX20010DATPT/V+ and MAX20010DAT- <br> PO/VY+ to the Ordering Information table. Added MAX20010CATPU/V+as a future <br> product to the Ordering Information table. | 2,19 |  |
| 5 | $3 / 19$ | Removed future-product notation from MAX20010CATPE/V+ and MAX20010CATPU/V+ <br> in the Ordering Information table | 19 |  |

[^2]
## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Switching Voltage Regulators category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
FAN53610AUC33X FAN53611AUC123X FAN48610BUC33X FAN48610BUC45X FAN48617UC50X R3 430464BB MIC45116-1YMP-
T1 KE177614 MAX809TTR NCV891234MW50R2G NCP81103MNTXG NCP81203PMNTXG NCP81208MNTXG NCP81109GMNTXG SCY1751FCCT1G NCP81109JMNTXG AP3409ADNTR-G1 LTM8064IY LT8315EFE\#TRPBF NCV1077CSTBT3G XCL207A123CR-G MPM54304GMN-0002 MPM54304GMN-0003 XDPE132G5CG000XUMA1 DA9121-B0V76 LTC3644IY\#PBF MP8757GL-P MIC23356YFT-TR LD8116CGL HG2269M/TR OB2269 XD3526 U6215A U6215B U6620S LTC3803ES6\#TR LTC3803ES6\#TRM LTC3412IFE LT1425IS MAX25203BATJA/VY+ MAX77874CEWM+ XC9236D08CER-G ISL95338IRTZ MP3416GJ-P BD9S201NUXCE2 MP5461GC-Z MPQ4415AGQB-Z MPQ4590GS-Z MCP1603-330IMC


[^0]:    *See the Ordering Information for default settings.

[^1]:    $N$ denotes an automotive qualified part.
    +Denotes a lead(Pb)-free/RoHS-compliant package.
    *EP = Exposed pad.

[^2]:    For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

