# High-Efficiency 2.2MHz, 36V, Dual Buck Controller with 17µA Quiescent Current

#### **General Description**

The MAX20034 is an automotive 2.2MHz, dual synchronous step-down controller IC that provides two high-voltage, synchronous step-down controllers that operate 180° out-of-phase. The IC operates with a 3.5V to 42V input-voltage supply and can function in dropout condition by running at 99% duty cycle. It is intended for applications with mid- to high-power requirements that perform at a wide input voltage range, such as during automotive cold-crank or engine stop-start conditions.

The IC's step-down controllers operate at up to 2.2MHz frequency to allow small external components, reduced output ripple, and to guarantee no AM band interference. The switching frequency is resistor adjustable (220kHz to 2.2MHz). SYNC input programmability enables three frequency modes for optimized performance: forced fixed-frequency operation, skip mode with ultra-low quiescent current, and synchronization to an external clock. The IC is also available with spread-spectrum frequency modulation to minimize EMI interference.

The IC features a power-OK monitor, overvoltage lockout, and undervoltage lockout. Protection features include cycle-by-cycle current limit and thermal shutdown. The MAX20034 is specified for operation over the -40°C to +125°C automotive temperature range.

#### **Applications**

- POL Applications for Automotive Power
- Distributed DC Power Systems
- Navigation and Radio Head Units


#### **Benefits and Features**

- Meets Stringent OEM Module Power-Consumption and Performance Specifications
  - 17µA Quiescent Current in Skip Mode
  - ±1.5% Output-Voltage Accuracy: 5.0V/3.3V Fixed, or Adjustable Between 1V and 10V
- Enables Crank-Ready Designs
  - · Wide 3.5V to 36V Input Supply Range
- EMI Reduction Features Reduce Interference with Sensitive Radio Bands without Sacrificing Wide Input Voltage Range
  - 50ns (typ) Minimum On-Time Guarantees Skip-Free Operation for 3.3V Output from a Car Battery at 2.2MHz
  - Spread-Spectrum Option
  - · Frequency-Synchronization Input
  - Resistor-Programmable Frequency Between 220kHz and 2.2MHz
- Integration and Thermally Enhanced Packages Save Board Space and Cost
  - Dual, Up to 2.2MHz Step-Down Controllers
  - 180° Out-of-Phase Operation
  - Current-Mode Controllers with Forced-PWM (FPWM) and Skip Modes
  - · Thermally Enhanced, 28-Pin TQFN-EP Package
- Protection Features Improve System Reliability
  - · Supply Overvoltage and Undervoltage Lockout
  - Overtemperature and Short-Circuit Protection

Ordering Information appears at end of data sheet.



# **Simplified Block Diagram**



#### **Absolute Maximum Ratings**

IN, EN1, EN2, LX_ to PGND0.3V to +4	2V DH_ to LX_ (Note 1)
OUT1, OUT2 to AGND0.3V to +1	2V PGND_ to AGND0.3V to +0.3V
CS1 to OUT10.3V to +0	3V Continous Power Dissipation (T <sub>A</sub> = +70°C)
CS2 to OUT20.3V to +0	3V 28 TQFN (derate 37mW/°C above +70°C)2285mW
BIAS, FSYNC, PGOOD_, FB_,	Operating Temperature Range40°C to +125°C
EXTVCC to AGND0.3V to +	6V Junction Temperature+150°C
COMP_, FOSC to PGND0.3V to V <sub>BIAS</sub> + 0.	3V Storage Temperature Range65°C to +150°C
DL_ to PGND_ (Note 1)0.3V to V <sub>BIAS</sub> + 0.	3V Lead Temperature (soldering, 10s)+300°C
BST_ to LX_ (Note 1)0.3V to +	6V Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 1: Self-protected against transient voltages exceeding these limits for ≤ 50ns under normal operation and loads up to the maximum rated output current.

#### **Package Information**

PACKAGE TYPE: 28-PIN TQFN				
Package Code	T2855Y-5C			
Outline Number	<u>21-100130</u>			
Land Pattern Number	90-0027			
THERMAL RESISTANCE, FOUR-LAYER BOARD:				
Junction to Ambient (θ <sub>JA</sub> )	35°C/W			
Junction to Case (θ <sub>JC</sub> )	3°C/W			

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

#### **Electrical Characteristics**

 $(V_{IN} = 14V, C_{BIAS} = 6.8\mu F, R_{FOSC} = 12k\Omega, T_A = T_J = -40^{\circ}C$  to +125°C, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}C$ . Limits are 100% tested at  $T_A = +25^{\circ}C$  and  $T_A = +125^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Commiss Valta na Danna		Normal operation	3.5		36	V	
Supply Voltage Range	V <sub>IN</sub>	t < 1s			42	V	
		$V_{EN1} = V_{EN2} = 0V$		6.5	10		
Supply Current	I <sub>IN</sub>	$V_{\text{EN1}}$ = 5V, $V_{\text{OUT1}}$ = 5V, $V_{\text{EN2}}$ = 0V, $V_{\text{EXTVCC}}$ = 5V (no switching)		25	40	μА	
		$V_{\text{EN2}}$ = 5V, $V_{\text{OUT2}}$ = 3.3V, $V_{\text{EN1}}$ = 0V, $V_{\text{EXTVCC}}$ = 3.3V (no switching)		17	28		
Buck 1 Fixed-Output Voltage		V <sub>FB1</sub> = V <sub>BIAS</sub> , V <sub>OUT1</sub> = 5V, PWM mode	4.925	5	5.075	V	
Buck 2 Fixed-Output Voltage	V <sub>OUT2</sub>	V <sub>FB2</sub> = V <sub>BIAS</sub> , V <sub>OUT2</sub> = 3.3V, PWM mode	3.25	3.3	3.35	V	

# **Electrical Characteristics (continued)**

 $(V_{IN}$  = 14V,  $C_{BIAS}$  = 6.8µF,  $R_{FOSC}$  = 12k $\Omega$ ,  $T_A$  =  $T_J$  = -40°C to +125°C, unless otherwise noted. Typical values are at  $T_A$  = +25°C. Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +125°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Voltage-Adjustable Range		Buck 1, Buck 2	1		10	V
Regulated Feedback Voltage	V <sub>FB1</sub> , V <sub>FB2</sub>	PWM	0.995	1.005	1.015	V
Feedback Leakage Current	I <sub>FB1,</sub> I <sub>FB2</sub>	T <sub>A</sub> = +25°C		0.01	1	μА
Feedback Line- Regulation Error		V <sub>IN</sub> = 3.5V to 36V, V <sub>FB</sub> _ = 1V		0.01		%/V
Transconductance (from FB1, 2 to COMP1, 2)	9m	V <sub>FB</sub> _ = 1V, V <sub>BIAS</sub> = 5V	300	470	700	μS
Dead Time		DL_ low to DH_ high		15		ne
Dead Time		DH_ low to DL_ high		15		ns
Maximum Duty Cycle		Buck 1, Buck 2	97	99		%
Minimum On-Time	t <sub>ON,MIN</sub>	Buck 1, Buck 2		50		ns
PWM Switching- Frequency Range	f <sub>SW</sub>	Programmable	0.22		2.2	MHz
Switching-Frequency Accuracy		$R_{FOSC}$ = 12k $\Omega$ , $V_{BIAS}$ = 5V, 3.3V	2	2.2	2.4	MHz
CS_ Current-Limit Voltage Threshold	V <sub>LIMIT1,</sub> V <sub>LIMIT2</sub>	V <sub>CS</sub> V <sub>OUT</sub> ; V <sub>BIAS</sub> = 5V, V <sub>OUT</sub> ≥ 2.5V	68	80	92	mV
Soft-Start Ramp Time		Buck 1 and Buck 2	3	5	8	ms
Phase Shift Between Buck 1 and Buck 2		PWM operation (Note 2)		180		deg
LX1, LX2 Leakage Current		V <sub>LX</sub> = V <sub>PGND</sub> or V <sub>IN</sub> , T <sub>A</sub> = +25°C		0.001	1	μA
DH1, DH2 Pullup Resistance		V <sub>BIAS</sub> = 5V, I <sub>DH</sub> = -100mA		3	6	Ω
DH1, DH2 Pulldown Resistance		V <sub>BIAS</sub> = 5V, I <sub>DH</sub> = 100mA		1.5	3	Ω
DL1,2 Pullup Resistance		V <sub>BIAS</sub> = 5V, I <sub>DL</sub> = -100mA		3	6	Ω
DL1, DL2 Pulldown Resistance		V <sub>BIAS</sub> = 5V, I <sub>DL</sub> = 100mA		1.5	3	Ω
Output Overvoltage Threshold		Detected with respect to V <sub>FB</sub> _rising	105	108	112	%
Output Overvoltage Hysteresis				3		%

# **Electrical Characteristics (continued)**


 $(V_{IN} = 14V, C_{BIAS} = 6.8 \mu F, R_{FOSC} = 12 k\Omega, T_A = T_J = -40 ^{\circ}C$  to +125  $^{\circ}C$ , unless otherwise noted. Typical values are at  $T_A = +25 ^{\circ}C$ . Limits are 100% tested at  $T_A = +25 ^{\circ}C$  and  $T_A = +125 ^{\circ}C$ . Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
DOOOD Three-bald	PGOOD_R	Percentage of V <sub>OUT</sub> , rising	92	94	97	- %	
PGOOD Threshold PGOOD_F		Percentage of V <sub>OUT</sub> , falling	90	92	95	70	
Leakage Current		V <sub>PGOOD</sub> _ = 5V, T <sub>A</sub> = +25°C		0.01	1	μΑ	
Output Low Voltage		I <sub>SINK</sub> = 1mA			0.2	V	
Debounce Time		Fault detection, rising and falling		20		μs	
FSYNC INPUT							
ESVNC Frequency Bongo		Minimum sync pulse > $(1/FSYNC - 1/FOSC)$ R <sub>FOSC</sub> = $12k\Omega$	1.8		2.6	MHz	
FSYNC Frequency Range		Minimum sync pulse > $(1/FSYNC - 1/FOSC)$ R <sub>FOSC</sub> = $70k\Omega$	250		550	kHz	
FSYNC Switching		High threshold	1.4			- V	
Thresholds		Low threshold			0.4	] V	
INTERNAL LDO BIAS							
Internal BIAS Voltage		V <sub>IN</sub> > 6V, no load		5		V	
BIAS UVLO Threshold		V <sub>BIAS</sub> rising		3.1	3.25	V	
DIAG OVEO TITLESTICIO		V <sub>BIAS</sub> falling	2.35	2.6		V	
EXTVCC Operating Range			3.25		5.5	V	
EXTVCC Threshold	V <sub>TH,EXTVCC</sub>	EXTVCC rising, hysteresis = 110mV	2.85	3	3.25	V	
THERMAL OVERLOAD							
Thermal-Shutdown Temperature		(Note 2)		170		°C	
Thermal-Shutdown Hysteresis		(Note 2)		20		°C	
ENABLE LOGIC INPUT							
High Threshold		EN1, EN2	1.8			V	
Low Threshold		EN1, EN2			0.8	V	
EN_ Input Bias Current		EN1, EN2 logic inputs only, T <sub>A</sub> = +25°C		0.01	1	μA	


Note 2: Guaranteed by design, not production tested.


# **Typical Operating Characteristics**


(T<sub>A</sub> = +25°C, unless otherwise noted.)





















# **Typical Operating Characteristics (continued)**


(T<sub>A</sub> = +25°C, unless otherwise noted.)





















# **Typical Operating Characteristics (continued)**


(T<sub>A</sub> = +25°C, unless otherwise noted.)





















# **Typical Operating Characteristics (continued)**


(T<sub>A</sub> = +25°C, unless otherwise noted.)

















# SHORT CIRCUIT AFTER REGULATION (BUCK 1)



# SHORT CIRCUIT AFTER REGULATION (BUCK 2)



# **Pin Configuration**



# **Pin Description**

PIN	NAME	FUNCTION
1	LX1	Inductor Connection for Buck 1. Connect LX1 to the switched side of the inductor. LX1 serves as the lower supply rail for the DH1 high-side gate driver.
2	DL1	Low-Side Gate-Driver Output for Buck 1. DL1 output voltage swings from V <sub>PGND1</sub> to V <sub>BIAS</sub> .
3	PGND1	Power Ground for Buck 1
4	CS1	Positive Current-Sense Input for Buck 1. Connect CS1 to the positive terminal of the current-sense element. See the <u>Current Limiting and Current-Sense Inputs (OUT_ and CS_)</u> and <u>Current-Sense Measurement</u> sections.
5	OUT1	Output Sense and Negative Current-Sense Input for Buck 1. When using the internal preset 5V feedback-divider (FB1 = BIAS), the controller uses OUT1 to sense the output voltage. Connect OUT1 to the negative terminal of the current-sense element. See the <a href="Current Limiting and Current-Sense Inputs">Current Limiting and Current-Sense Inputs</a> (OUT_ and CS_) and <a href="Current-Sense Measurement">Current-Sense Measurement</a> sections.
6	FB1	Feedback Input for Buck 1. Connect FB1 to BIAS for the 5V fixed output or to a resistive divider between OUT1 and AGND to adjust the output voltage between 1V and 10V. In adjustable version, FB1 regulates to 1V (typ). See the Setting the Output Voltage in Buck Converters section.
7	COMP1	Buck 1 Error-Amplifier Output. Connect an RC network to COMP1 to compensate.
8	BIAS	5V Internal Linear Regulator Output. Bypass BIAS to PGND with a low-ESR ceramic capacitor of 2.2μF minimum value. BIAS provides the power to the internal circuitry and external loads. See the <i>Fixed 5V Linear Regulator (BIAS)</i> section.
9	AGND	Signal Ground for IC
10	EXTVCC	Switchover Comparator Input. Connect a voltage between 3.25V and 5.5V to EXTVCC to power the IC and bypass the internal bias LDO.

# **Pin Description (continued)**

PIN	NAME	FUNCTION
11	IN	Supply Input. Bypass IN with enough capacitors to supply the two out-of-phase buck converters.
12	PGOOD1	Open-Drain Power-Good Output for Buck 1. PGOOD1 is low if OUT1 is more than 92% (typ) below the normal regulation point. PGOOD1 asserts low during soft-start and in shutdown. PGOOD1 becomes high impedance when OUT1 is in regulation. To obtain a logic signal, pull PGOOD1 up with an external resistor connected to a positive voltage lower than 5.5V.
13	PGOOD2	Open-Drain Power-Good Output for Buck 2. PGOOD2 is low if OUT2 is more than 92% (typ) below the normal regulation point. PGOOD2 asserts low during soft-start and in shutdown. PGOOD2 becomes high impedance when OUT2 is in regulation. To obtain a logic signal, pull PGOOD2 up with an external resistor connected to a positive voltage lower than 5.5V.
14	FSYNC	External Clock-Synchronization Input. Synchronization to the controller operating-frequency ratio is 1. See the <u>Switching Frequency/External Synchronization</u> section. For FSYNC high, and $T_{ON} < T_{ON,MIN}$ , ensure there is at least $50\mu A$ (including the resistor-divider current on $V_{OUT1,2}$ ) of load current if $V_{BIAS}$ - $V_{OUT}$ > 1.3V.
15	FOSC	Frequency-Setting Input. Connect a resistor from FOSC to AGND to set the switching frequency of the DC-DC converters.
16	COMP2	Buck 2 Error-Amplifier Output. Connect an RC network to COMP2 to compensate buck converter 2.
17	FB2	Feedback Input for Buck 2. Connect FB2 to BIAS for the 3.3V fixed output or to a resistive divider between OUT2 and AGND to adjust the output voltage between 1V and 10V. In adjustable version, FB2 regulates to 1V (typ). See the Setting the Output Voltage in Buck Converters section.
18	OUT2	Output Sense and Negative Current-Sense Input for Buck 2. When using the internal preset 3.3V feedback-divider (FB2 = BIAS), the buck uses OUT2 to sense the output voltage. Connect OUT2 to the negative terminal of the current-sense element. See the <u>Current Limiting and Current-Sense Inputs (OUT_ and CS_)</u> and <u>Current-Sense Measurement</u> sections.
19	CS2	Positive Current-Sense Input for Buck 2. Connect CS2 to the positive terminal of the current-sense element. See <u>Current Limiting and Current-Sense Inputs (OUT_ and CS_)</u> and <u>Current-Sense Measurement</u> sections.
20	PGND2	Power Ground for Buck 2
21	DL2	Low-Side Gate-Driver Output for Buck 2. DL2 output voltage swings from V <sub>PGND2</sub> to V <sub>BIAS</sub> .
22	LX2	Inductor Connection for Buck 2. Connect LX2 to the switched side of the inductor. LX2 serves as the lower supply rail for the DH2 high-side gate driver.
23	DH2	High-Side Gate-Driver Output for Buck 2. DH2 output voltage swings from V <sub>LX2</sub> to V <sub>BST2</sub> .
24	BST2	Boost Flying-Capacitor Connection for High-Side Gate Voltage of Buck 2. Connect a high-voltage diode between BIAS and BST2. Connect a ceramic capacitor between BST2 and LX2. See the <i>High-Side Gate-Driver Supply (BST_)</i> section.
25	EN2	High-Voltage-Tolerant, Active-High Digital Enable Input for Buck 2. Driving EN2 high enables Buck 2.
26	EN1	High-Voltage-Tolerant, Active-High Digital Enable Input for Buck 1. Driving EN1 high enables Buck 1.
27	BST1	Boost Flying-Capacitor Connection for High-Side Gate Voltage of Buck 1. Connect a high-voltage diode between BIAS and BST2. Connect a ceramic capacitor between BST1 and LX1. See the <i>High-Side Gate-Driver Supply (BST_)</i> section.
28	DH1	High-Side Gate-Driver Output for Buck 2. DH1 output voltage swings from $V_{LX1}$ to $V_{BST1}$ .
_	EP	Exposed Pad. Connect EP to ground. Connecting the exposed pad to ground does not remove the requirement for proper ground connections to PGND1, PGND2, and AGND. The exposed pad is attached with epoxy to the substrate of the die, making it an excellent path to remove heat from the IC.

#### **Detailed Description**

The MAX20034 is an automotive-rated dual-output switching power-supply IC. The IC integrates two synchronous step-down controllers and can provide two independent-controlled power rails as follows:

- Buck controller with a fixed 5V output voltage, or an adjustable 1V to 10V output voltage.
- Buck controller with a fixed 3.3V output voltage, or an adjustable 1V to 10V output voltage.

EN1 and EN2 enable the respective buck controllers. Connect EN1 and EN2 directly to  $V_{BAT}$ , or to power-supply sequencing logic.

In skip mode, the total supply current is reduced to  $17\mu$ A (typ) with Buck 1 disabled and Buck 2 enabled. When both controllers are disabled, the total current drawn is further reduced to  $6.5\mu$ A (typ).

#### Fixed 5V Linear Regulator (BIAS)

The internal circuitry of the IC requires a 5V bias supply. An internal 5V linear regulator (BIAS) generates this bias supply. Bypass BIAS with a  $\geq$  6.8 $\mu$ F ceramic capacitor to guarantee stability under the full-load condition.

The internal linear regulator can source up to 100mA (150mA under EXTVCC switchover; see the *EXTVCC Switchover* section). Use the following equation to estimate the internal current requirements for the IC:

$$\begin{split} I_{BIAS} = I_{CC} + f_{SW} \left( Q_{G\_DH1} + Q_{G\_DL1} + Q_{G\_DH2} + Q_{G\_DL2} \right) = 10 \text{mA to } 50 \text{mA (typ)} \end{split}$$

where  $I_{CC}$  is the internal 5mA (typ) supply current,  $f_{SW}$  is the switching frequency, and  $Q_{G_-}$  is the MOSFET's total gate charge (specification limits at  $V_{GS} = 5V$ ). To minimize the internal power dissipation, bypass BIAS to an external 5V rail.

#### **EXTVCC Switchover**

The internal linear regulator can be bypassed by connecting an external supply (3.25V to 5.2V) or one of the buck converter outputs to EXTVCC. BIAS internally switches to EXTVCC and the internal linear regulator turns off. This configuration has several advantages:

- It reduces the internal power dissipation of the device.
- The low-load efficiency improves as the internal supply current is scaled down proportionally to the duty cycle.

If  $V_{\text{EXTVCC}}$  drops below 3.25V, the internal regulator is enabled and BIAS switches back to the internal regulator.

#### **Undervoltage Lockout (UVLO)**

The BIAS input undervoltage-lockout (UVLO) circuitry inhibits switching if the 5V bias supply (BIAS) is below its 2.6V (typ) UVLO falling threshold. Once BIAS rises above its UVLO rising threshold and EN1 and EN2 enable the buck controllers, the controllers start switching and the output voltages begin to ramp up using soft-start.

#### **Buck Controllers**

The IC provides two buck controllers with synchronous rectification. The step-down controllers use a pulse-width modulation (PWM) current-mode control scheme. External MOSFETs allow for optimized load-current design. Fixed-frequency operation with optimal interleaving minimizes input ripple current from the minimum to the maximum input voltages. Output-current sensing provides an accurate current limit with a sense resistor, or power dissipation can be reduced using lossless current sensing across the inductor.

#### **Soft-Start**

Once a buck converter is enabled by driving the corresponding EN\_ high, the soft-start circuitry gradually ramps up the reference voltage during soft-start time (tsstart = 5ms (typ)) to reduce the input surge currents during startup. Before the IC can begin the soft-start, the following conditions must be met:

- V<sub>BIAS</sub> exceeds the 3.25V (max) undervoltage-lockout threshold.
- 2) V<sub>EN</sub> is logic-high.

#### Switching Frequency/External Synchronization

The IC provides an internal oscillator, adjustable from 220kHz to 2.2MHz. High-frequency operation optimizes the application for the smallest component size, trading off efficiency to higher switching losses. Low-frequency operation offers the best overall efficiency at the expense of component size and board space. To set the switching frequency, connect a resistor (R<sub>FOSC</sub>) from FOSC to AGND:

$$f\_SW = \frac{\left(25.5 + \sqrt{\frac{R\_FOSC}{6}}\right)}{R\ FOSC}$$

See the *Typical Operating Characteristics* to determine the relationship between switching frequency and R<sub>FOSC</sub>.

The IC can be synchronized to an external clock by connecting the external clock signal to FSYNC. A rising edge on FSYNC resets the internal clock. The FSYNC clock should have a minimum 150ns high pulse width.

#### Light-Load Efficiency Skip Mode (V<sub>FSYNC</sub> = 0V)

Drive FSYNC low to enable skip mode. In skip mode, the IC stops switching until the FB\_ voltage drops below the reference voltage. Once the FB\_ voltage has dropped below the reference voltage, the IC begins switching until the inductor current reaches 30% (skip threshold) of the maximum current defined by the inductor DCR or output shunt resistor.

#### Forced-PWM Mode (V<sub>FSYNC</sub> = High)

Driving FSYNC high prevents the IC from entering skip mode by disabling the zero-crossing detection of the inductor current. This forces the low-side gate-driver waveform to constantly be the complement of the high-side gate-driver waveform, so the inductor current reverses at light loads and discharges the output capacitor. The benefit of forced-PWM (FPWM) mode is to keep the switching frequency constant under all load conditions; however, forced-frequency operation diverts a considerable amount of the output current to PGND, reducing the efficiency under light-load conditions.

FPWM mode is useful for improving load-transient response and eliminating unknown frequency harmonics that can interfere with AM radio bands.

#### **Maximum Duty-Cycle Operation**

The IC has a maximum duty cycle of 97% (min). The internal logic of the IC looks for approximately 10 consecutive high-side FET-on pulses and decides to turn on the low-side FET for 150ns (typ) every 12µs. The input voltage at which the IC enters dropout changes depending on the input voltage, output voltage, switching frequency, load current, and the efficiency of the design. The input voltage at which the IC enters dropout can be approximated as:

$$V_{OUT} = [V_{OUT} + (I_{OUT} \times R_{ON} + H)]/0.97$$

**Note:** The above equation does not take into account the efficiency and switching frequency, but is a good first-order approximation. Use the R<sub>ON\_H</sub> (max) number from the data sheet of the high-side MOSFET used.

#### **Spread Spectrum**

The IC features enhanced EMI performance, which performs ±6% dithering of the switching frequency to reduce peak emission noise at the clock frequency and its harmonics, making it easier to meet stringent emission limits.

When using an external clock source (i.e., driving the FSYNC input with an external clock), spread spectrum is disabled.

#### MOSFET Gate Drivers (DH\_ and DL\_)

The DH\_ high-side n-channel MOSFET drivers are powered from capacitors at BST\_, while the low-side drivers (DL\_) are powered by the 5V linear regulator (BIAS). On each channel, a shoot-through protection circuit monitors the gate-to-source voltage of the external MOSFETs to prevent a MOSFET from turning on until the complementary switch is fully off. There must be a low-resistance, low-inductance path from the DL\_ and DH\_ drivers to the MOSFET gates for the protection circuits to work properly. Follow the instructions listed to provide the necessary low-resistance and low-inductance path:

- Use very short, wide traces (50 mils to 100 mils wide if the MOSFET is 1in from the driver).
- It may be necessary to decrease the slew rate for the gate drivers to reduce switching noise or to compensate for low-gate-charge capacitors. For the low-side drivers, use 1nF to 5nF gate capacitors from DL\_ to PGND, and for the high-side drivers, connect a small  $5\Omega$  to  $10\Omega$  resistor between BST\_ and the bootstrap capacitor.

**Note:** Gate drivers must be protected during shutdown, at the absence of the supply voltage ( $V_{BIAS} = 0V$ ) when the gate is pulled high either capacitively or by the leakage path on the PCB; therefore, external-gate pulldown resistors are needed to prevent making a direct path from  $V_{BAT}$  to PGND.

#### **High-Side Gate-Driver Supply (BST\_)**

The high-side MOSFET is turned on by closing an internal switch between BST\_ and DH\_ and transferring the bootstrap capacitor's (at BST\_) charge to the gate of the high-side MOSFET. This charge refreshes when the high-side MOSFET turns off and the LX\_ voltage drops down to ground potential, taking the negative terminal of the capacitor to the same potential. At this time, the bootstrap diode recharges the positive terminal of the bootstrap capacitor.

The selected n-channel high-side MOSFET determines the appropriate boost capacitance values (C<sub>BST</sub>\_ in the <u>Typical</u> Operating Circuit) according to the following equation:

$$C_{BST_{-}} = \frac{Q_{G}}{\Delta V_{BST}}$$

where  $Q_G$  is the total gate charge of the high-side MOSFET and  $\Delta V_{BST}$  is the voltage variation allowed on the high-side MOSFET driver after turn-on. Choose  $\Delta V_{BST}$  such that the available gate-drive voltage is not significantly degraded (e.g.,  $\Delta V_{BST}$  = 100mV to 300mV) when determining  $C_{BST}$  .

The boost capacitor should be a low-ESR ceramic capacitor. A minimum value of 100nF works in most cases.

# Current Limiting and Current-Sense Inputs (OUT\_ and CS\_)

The current-limit circuit uses differential current-sense inputs (OUT\_ and CS\_) to limit the peak inductor current. If the magnitude of the current-sense signal exceeds the current-limit threshold ( $V_{LIMIT1,2} = 80 \text{mV}$  (typ)), the PWM controller turns off the high-side MOSFET. The actual maximum load current is less than the peak current-limit threshold by an amount equal to half the inductor ripple current; therefore, the maximum load capability is a function of the current-sense resistance, inductor value, switching frequency, and duty cycle ( $V_{OUT}$  / $V_{IN}$ ).

For the most accurate current sensing, use a current-sense shunt resistor (R<sub>SH</sub>) between the inductor and the output capacitor. Connect CS\_ to the inductor side of R<sub>SH</sub> and OUT\_ to the capacitor side. Dimension R<sub>SH</sub> such that the maximum inductor current (I<sub>L,MAX</sub> = I<sub>LOAD,MAX</sub> + 1/2 I<sub>RIPPLE,PP</sub>) induces a voltage of V<sub>LIMIT1,2</sub> across R<sub>SH</sub>, including all tolerances.

For higher efficiency, the current can also be measured directly across the inductor. This method could cause up to 30% error over the entire temperature range and requires a filter network in the current-sense circuit. See the *Current-Sense Measurement* section.

#### Voltage Monitoring (PGOOD )

The IC includes several power-monitoring signals to facilitate power-supply sequencing and supervision. PGOOD\_can be used to enable circuits that are supplied by the corresponding voltage rail, or to turn on subsequent supplies. Each PGOOD\_ goes high (high impedance) when the corresponding regulator output voltage is in regulation. Each PGOOD\_ goes low when the corresponding regulator output voltage drops below 92% (typ) or rises above 95% (typ) of its nominal regulated voltage. Connect a  $10 \mathrm{k}\Omega$  (typ) pullup resistor from PGOOD\_ to the relevant logic rail to level-shift the signal.

PGOOD\_ asserts low during soft-start, soft-discharge, and when either buck converter is disabled (either EN1 or EN2 is low).

# Thermal-Overload, Overcurrent, and Overvoltage/Undervoltage Behavior

#### **Thermal-Overload Protection**

Thermal-overload protection limits total power dissipation in the IC. When the junction temperature exceeds +170°C, an internal thermal sensor shuts down the device, allowing it to cool. The thermal sensor turns the device on again after the junction temperature cools by 20°C.

#### **Overcurrent Protection**

If the inductor current in the IC exceeds the maximum current limit programmed at CS\_ and OUT\_, the respective driver turns off. In an overcurrent mode, this results in shorter and shorter high-side pulses.

A hard short results in a minimum on-time pulse every clock cycle. Choose the components so they can withstand the short-circuit current if required.

#### **Overvoltage Protection**

The IC limits the output voltage of the buck converters by turning off the high-side gate driver at approximately 109% of the regulated output voltage. The output voltage needs to come back in regulation before the high-side gate driver starts switching again.

#### **Design Procedure**

#### **Buck Converter Design Procedure**

#### **Effective Input Voltage Range in Buck Converters**

Although the MAX20034 can operate from input supplies up to 36V (42V transients) and regulate down to 1V, the minimum voltage conversion ratio (V<sub>OUT</sub>/V<sub>IN</sub>) might be limited by the minimum controllable on-time. For proper fixed-frequency PWM operation and optimal efficiency, Buck 1 and Buck 2 should operate in continuous conduction during normal operating conditions. For continuous conduction, set the voltage-conversion ratio as follows:

$$\frac{V_{OUT}}{V_{IN}} > t_{ON(MIN)} \times f_{SW}$$

where  $t_{ON(MIN)}$  is 50ns (typ) and  $f_{SW}$  is the switching frequency in Hz. If the desired voltage conversion does not meet the above condition, pulse skipping occurs to decrease the effective duty cycle. Decrease the switching frequency if constant switching frequency is required. The same is true for the maximum voltage conversion ratio.

The maximum voltage conversion ratio is limited by the maximum duty cycle (97%).

$$\frac{V_{OUT}}{V_{IN}-V_{DROP}} < 0.97$$

where  $V_{DROP} = I_{OUT} (R_{ON,HS} + R_{DCR})$  is the sum of the parasitic voltage drops in the high-side path, and  $f_{SW}$  is the programmed switching frequency. During low-drop operation, the device reduces  $f_{SW}$  to 80kHz. In practice, the above condition should be met with adequate margin for good load-transient response.

#### **Setting the Output Voltage in Buck Converters**

Connect FB1 and FB2 to BIAS to enable the fixed buck controller output voltages (5V and 3.3V) set by a preset internal resistive voltage-divider connected between the output (OUT\_) and AGND. To externally adjust the output voltage between 1V and 10V, connect a resistive divider from the output (OUT\_) to FB\_ to AGND (see the  $\underline{\textit{Typical Operating Circuit}}$ ). Calculate  $R_{FB\_1}$  and  $R_{FB\_2}$  with the following equation:

$$R_{FB_{1}} = R_{FB_{2}} \left[ \left( \frac{V_{OUT_{-}}}{V_{FB_{-}}} \right) - 1 \right]$$

where  $V_{FB}$  = 1V (typ) (see the <u>Electrical Characteristics</u> table).

DC output accuracy specifications in the <u>Electrical Characteristics</u> table refer to the error comparator's threshold,  $V_{FB}$  = 1V (typ). When the inductor conducts continuously, the device regulates the peak of the output ripple, so the actual DC output voltage is lower than the slope-compensated trip level by 50% of the output ripple voltage.

In discontinuous-conduction mode (skip or STDBY active and  $I_{OUT} < I_{LOAD(SKIP)}$ ), the device regulates the valley of the output ripple, so the output voltage has a DC regulation level higher than the error-comparator threshold.

#### **Inductor Selection in Buck Converters**

Three key inductor parameters must be specified for operation with the MAX20034: inductance value (L), inductor saturation current ( $I_{SAT}$ ), and DC resistance ( $R_{DCR}$ ). To determine the optimum inductance, knowing the typical duty cycle (D) is important.

$$D = \frac{V_{OUT}}{V_{IN}} \text{ or } D = \frac{V_{OUT}}{V_{IN} - I_{OUT}(R_{DS(ON)} + R_{DCR})}$$

if the  $R_{DCR}$  of the inductor and  $R_{DS(ON)}$  of the MOSFET are available with  $V_{IN}$  = ( $V_{BAT}$  -  $V_{DIODE}$ ). All values should be typical to optimize the design for normal operation.

#### Inductance

The exact inductor value is not critical and can be adjusted to make trade-offs among size, cost, efficiency, and transient-response requirements.

- Lower inductor values increase LIR, which minimizes size and cost, and improves transient response at the cost of reduced efficiency due to higher peak currents.
- Higher inductance values decrease LIR, which increases efficiency by reducing the RMS current at the cost of requiring larger output capacitors to meet load-transient specifications.

The ratio of the inductor peak-to-peak AC current to DC average current (LIR) must be selected first. A good initial value is a 30% peak-to-peak ripple current to average-current ratio (LIR = 0.3). The switching frequency, input voltage, output voltage, and selected LIR then determine the inductor value as follows:

$$L_{MIN1} = \frac{(V_{IN} - V_{OUT}) \times D}{f_{SW} \times I_{OUT} \times LIR}$$

where  $V_{IN}$ ,  $V_{OUT}$ , and  $I_{OUT}$  are typical values (so that efficiency is optimum for typical conditions).

The next equation ensures that the inductor current downslope is less than the internal slope compensation:

$$m \geq \frac{m2}{2}$$
 
$$m2 = \frac{V_{OUT}}{I} \times A_{VCS} \times R_{CS}$$

where m is the internal slope compensation, m2 is the inductor current downslope,  $A_{VCS}$  is current-sense gain (11V/V), and  $R_{CS}$  is current-sense resistor.

Solving for L and adding 1.5 multiplier to account for tolerances in the system:

$$L_{MIN2} = \frac{(V_{OUT} \times A_{VCS} \times R_{CS} \times 1.5)}{2m}$$

Select the larger of L<sub>MIN1</sub> and L<sub>MIN2</sub> as L<sub>MIN</sub>.

The maximum inductor value is recommended to:

$$L_{MAX} = 1.6 \times L_{MIN}$$

For example, in a typical-use case, 5V output voltage and 5A output current,  $R_{CS}$  is  $15m\Omega$ , m is  $0.4V/\mu s$  for 2.2MHz and  $0.08V/\mu s$  for 400kHz. For 2.2MHz:

$$L_{MIN} = \frac{(5 \times 11 \times 0.015 \times 1.5)}{(2 \times 0.4)} = 1.5 \,\mu\text{H}$$

$$L_{MAX} = 1.6 \times 1.5 = 2.4 \,\mu\text{H}$$

Therefore, a 2.2µH inductor is chosen for 2.2MHz.

For 400kHz,  $L_{MIN}$  is calculated as 7.7µH and  $L_{MAX}$  is 12.3µH; therefore, a 10µH inductor is chosen.

# High-Efficiency 2.2MHz, 36V, Dual Buck Controller with 17µA Quiescent Current

#### **Peak Inductor Current**

Inductors are rated for maximum saturation current. The maximum inductor current equals the maximum load current, in addition to half the peak-to-peak ripple current:

$$I_{PEAK} = I_{LOAD(MAX)} + \frac{\Delta I_{INDUCTOR}}{2}$$

For the selected inductance value, the actual peak-to-peak inductor ripple current ( $\Delta I_{1}$ ) is calculated as:

$$\Delta I_{INDUCTOR} = \frac{V_{OUT} (V_{IN} - V_{OUT})}{V_{IN} x f_{SW} x L}$$

where  $\Delta I_{\text{INDUCTOR}}$  is in mA, L is in  $\mu H$ , and  $f_{\text{SW}}$  is in kHz. Once the peak current and inductance are known, the inductor can be selected. The saturation current should be larger than  $I_{\text{PEAK}}$ , or at least in a range where the inductance does not degrade significantly. The MOSFETs are required to handle the same range of current without dissipating too much power.

#### **MOSFET Selection in Buck Converters**

Each step-down controller drives two external logic-level n-channel MOSFETs as the circuit switch elements. The key selection parameters to choose these MOSFETs include the items in the following sections.

#### **Threshold Voltage**

All four n-channel MOSFETs must be a logic-level type, with guaranteed on-resistance specifications at  $V_{GS}$  = 4.5V. If the internal regulator is bypassed (for example:  $V_{EXTVCC}$  = 3.3V), the n-channel MOSFETs should be chosen to have guaranteed on-resistance at that gate-to-source voltage.

#### Maximum Drain-to-Source Voltage (VDS(MAX))

All MOSFETs must be chosen with an appropriate  $V_{DS}$  rating to handle all  $V_{IN}$  voltage conditions.

#### **Current Capability**

The n-channel MOSFETs must deliver the average current to the load and the peak current during switching. Choose MOSFETs with the appropriate average current at  $V_{GS} = 4.5V$ , or  $V_{GS} = V_{EXTVCC}$  when the internal linear regulator is bypassed. For load currents below approximately 3A, dual MOSFETs in a single package can be an economical solution. To reduce switching noise for smaller MOSFETs, use a series resistor in the BST\_path and additional gate capacitance. Contact the factory for guidance using gate resistors.

#### **Current-Sense Measurement**

For the best current-sense accuracy and overcurrent protection, use a ±1% tolerance current-sense resistor between the inductor and output, as shown in Figure 1A. This configuration constantly monitors the inductor current, allowing accurate current-limit protection. Use low-inductance current-sense resistors for accurate measurement.

Alternatively, high-power applications that do not require highly accurate current-limit protection can reduce the overall power dissipation by connecting a series RC circuit across the inductor (see <a href="Figure 1B">Figure 1B</a>) with an equivalent time constant:

$$R_{CSHL} = \left(\frac{R2}{R1 + R2}\right) R_{DCR}$$

and:

$$R_{DCR} = \frac{L}{C_{EQ}} \left( \frac{1}{R1} + \frac{1}{R2} \right)$$

where  $R_{CSHL}$  is the required current-sense resistor and  $R_{DCR}$  is the inductor's series DC resistor. Use the inductance and  $R_{DCR}$  values provided by the inductor manufacturer. If DCR sense is the preferred current-sense method, the recommended resistor value for R1 (Figure 1B) should be less than  $1k\Omega.$ 

Carefully observe the PCB layout guidelines to ensure the noise and DC errors do no corrupt the differential current-sense signals seen by CS\_ and OUT\_. Place the sense resistor close to the device with short, direct traces, making a Kelvin-sense connection to the current-sense resistor.

#### **Input Capacitor in Buck Converters**

The discontinuous input current of the buck converters cause large input ripple currents and therefore the input capacitor must be carefully chosen to withstand the input ripple current and keep the input-voltage ripple within design requirements. The 180° ripple phase operation increases the frequency of the input-capacitor ripple current to twice the individual converter switching frequency. When using ripple phasing, the worst-case input-capacitor ripple current is when the converter with the highest output current is on.

The input-voltage ripple is composed of  $\Delta V_Q$  (caused by the capacitor discharge) and  $\Delta V_{ESR}$  (caused by the ESR of the input capacitor). The total voltage ripple is the sum of  $\Delta V_Q$  and  $\Delta V_{ESR}$  that peaks at the end of an on-cycle.




Figure 1. Current-Sense Configurations

High-Efficiency 2.2MHz, 36V, Dual Buck Controller with 17µA Quiescent Current

Calculate the input capacitance and ESR required for a specific ripple using the following equation:

$$\begin{split} \text{ESR}[\Omega] = & \frac{\Delta V_{ESR}}{\left(I_{LOAD(MAX)} + \frac{\Delta I_{P-P}}{2}\right)} \\ C_{IN}[\mu F] = & \frac{I_{LOAD(MAX)} \, x \left(\frac{V_{OUT}}{V_{IN}}\right)}{\left(\Delta V_Q \, x \, f_{SW}\right)} \end{split}$$

where:

$$\Delta I_{P-P} = \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN} \times f_{SW} \times L}$$

 $I_{LOAD(MAX)}$  is the maximum output current in A,  $\Delta I_{P-P}$  is the peak-to-peak inductor current in A,  $f_{SW}$  is the switching frequency in MHz, and L is the inductor value in  $\mu H$ .

The internal 5V linear regulator (BIAS) includes an output UVLO with hysteresis to avoid unintentional chattering during turn-on. Use additional bulk capacitance if the input source impedance is high. At lower input voltage, additional input capacitance helps avoid possible undershoot below the undervoltage-lockout threshold during transient loading.

#### **Output Capacitor in Buck Converters**

The actual capacitance value required relates to the physical size needed to achieve low ESR, as well as to the chemistry of the capacitor technology. The capacitor is usually selected by ESR and the voltage rating rather than by capacitance value.

When using low-capacity filter capacitors, such as ceramic capacitors, size is usually determined by the capacity needed to prevent V<sub>SAG</sub> and V<sub>SOAR</sub> from causing problems during load transients. Generally, once enough capacitance is added to meet the overshoot requirement, undershoot at the rising load edge is no longer a problem (see the *Transient Considerations* section). However, low-capacity filter capacitors typically have high-ESR zeros that can affect the overall stability.

The total voltage sag (V<sub>SAG</sub>) can be calculated as follows:

$$V_{SAG} = \frac{L(\Delta I_{LOAD(MAX)})^{2}}{2C_{OUT}((V_{IN} \times D_{MAX}) - V_{OUT})} + \frac{\Delta I_{LOAD(MAX)}(t - \Delta t)}{C_{OUT}}$$

The amount of overshoot  $(V_{SOAR})$  during a full-load to no-load transient due to stored inductor energy can be calculated as:

$$V_{SOAR} \approx \frac{(\Delta I_{LOAD(MAX)})^2 L}{2C_{OUT} V_{OUT}}$$

#### **ESR Considerations**

The output-filter capacitor must have low enough equivalent series resistance (ESR) to meet output ripple and load-transient requirements, yet have high enough ESR to satisfy stability requirements. When using high-capacitance, low-ESR capacitors, the filter capacitor's ESR dominates the output-voltage ripple, so the output capacitor's size depends on the maximum ESR required to meet the output-voltage ripple (V<sub>RIPPLE(P-P)</sub>) specifications:

$$V_{RIPPLE(P-P)} = ESR \times I_{LOAD(MAX)} \times LIR$$

In standby mode, the inductor current becomes discontinuous, with peak currents set by the idle-mode current-sense threshold ( $V_{CS,SKIP} = 26mV$  (typ)).

#### **Transient Considerations**

The output capacitor must be large enough to absorb the inductor energy while transitioning from no-load to full-load condition without tripping the overvoltage fault protection. The total output voltage sag is the sum of the voltage sag while the inductor is ramping up, and the voltage sag before the next pulse can occur. Therefore:

$$\begin{split} C_{OUT} = & \frac{L \Big( \Delta I_{LOAD(MAX)} \Big)^2}{2 V_{SAG} \left( V_{IN} \, x \, D_{MAX} - V_{OUT} \right)} \\ + & \frac{\Delta I_{LOAD(MAX)} \big( t - \Delta t \big)}{V_{SAG}} \end{split}$$

where D<sub>MAX</sub> is the maximum duty factor (approximately 95%), L is the inductor value in  $\mu$ H, C<sub>OUT</sub> is the output capacitor value in  $\mu$ F, t is the switching period (1/f<sub>SW</sub>) in  $\mu$ s, and  $\Delta t$  equals (V<sub>OUT</sub>/V<sub>IN</sub>) x t.

The IC uses a peak current-mode-control scheme that regulates the output voltage by forcing the required current through the external inductor, so the controller uses the voltage drop across the DC resistance of the inductor or the alternate series current-sense resistor to measure the inductor current. Current-mode control eliminates the double pole in the feedback loop caused by the inductor and output capacitor, resulting in a smaller phase shift and requiring less elaborate error-amplifier

compensation than voltage-mode control. A single series resistor ( $R_C$ ) and capacitor ( $C_C$ ) is all that is required to have a stable, high-bandwidth loop in applications where ceramic capacitors are used for output filtering (see Figure 2). For other types of capacitors, due to the higher capacitance and ESR, the frequency of the zero created by the capacitance and ESR is lower than the desired closed-loop crossover frequency. To stabilize a nonceramic output capacitor loop, add another compensation capacitor ( $C_F$ ) from COMP to AGND to cancel this ESR zero.

The basic regulator loop is modeled as a power modulator, output feedback-divider, and an error amplifier, as shown in Figure 2. The power modulator has a DC gain set by  $g_{mc} \times R_{LOAD}$ , with a pole and zero pair set by  $R_{LOAD}$ , the output capacitor ( $C_{OUT}$ ), and its ESR. The loop response is set by the following equations:

$$GAIN_{MOD(dc)} = g_{mc} \times R_{LOAD}$$

where R<sub>LOAD</sub> = V<sub>OUT</sub>/I<sub>LOUT</sub>(MAX) in  $\Omega$  and g<sub>mc</sub> =1/(A<sub>V\_CS</sub> x R<sub>DC</sub>) in S. A<sub>V\_CS</sub> is the voltage gain of the current-sense amplifier and is typically 11V/V. R<sub>DC</sub> is the DC resistance of the inductor or the current-sense resistor in  $\Omega$ .

In a current-mode step-down converter, the output capacitor and the load resistance introduce a pole at the following frequency:

$$f_{pMOD} = \frac{1}{2\pi \times C_{OUT} \times R_{LOAD}}$$

The unity-gain frequency of the power stage is set by  $C_{\mbox{\scriptsize OUT}}$  and  $g_{\mbox{\scriptsize mc}}$ :

$$f_{UGAINpMOD} = \frac{g_{mc}}{2\pi \times C_{OUT}}$$

The output capacitor and its ESR also introduce a zero at:

$$f_{zMOD} = \frac{1}{2\pi \times ESR \times C_{OUT}}$$

When  $C_{OUT}$  is composed of "n" identical capacitors in parallel, the resulting  $C_{OUT} = n \times C_{OUT(EACH)}$ , and ESR =  $ESR_{(EACH)}/n$ . Note that the capacitor zero for a parallel combination of alike capacitors is the same as for an individual capacitor.

The feedback voltage-divider has a gain of GAIN<sub>FB</sub> =  $V_{FB}/V_{OUT}$ , where  $V_{FB}$  is 1V (typ).

The transconductance error amplifier has a DC gain of  $GAINEA(DC) = g_{m,EA} \times R_{OUT,EA}$ , where  $g_{m,EA}$  is the error-amplifier transconductance, which is  $470\mu S$ 

# High-Efficiency 2.2MHz, 36V, Dual Buck Controller with 17µA Quiescent Current

(typ), and  $R_{OUT,EA}$  is the output resistance of the error amplifier, which is  $2.2M\Omega$  (typ) (see the <u>Electrical</u> Characteristics table.)

A dominant pole (f<sub>dpEA</sub>) is set by the compensation capacitor (C<sub>C</sub>) and the amplifier output resistance (R<sub>OUT,EA</sub>). A zero (f<sub>ZEA</sub>) is set by the compensation resistor (R<sub>C</sub>) and the compensation capacitor (C<sub>C</sub>). There is an optional pole (f<sub>PEA</sub>) set by C<sub>F</sub> and R<sub>C</sub> to cancel the output capacitor ESR zero if it occurs near the crossover frequency (f<sub>C</sub>, where the loop gain equals 1 (0dB)). Thus:

$$f_{dpEA} = \frac{1}{2\pi \times C_C \times (R_{OUT,EA} + R_C)}$$
$$f_{zEA} = \frac{1}{2\pi \times C_C \times R_C}$$
$$f_{pEA} = \frac{1}{2\pi \times C_F \times R_C}$$

The loop-gain crossover frequency ( $f_C$ ) should be set below 1/15th the switching frequency and much higher than the power-modulator pole ( $f_{pMOD}$ ). Select a value for  $f_C$  in the range:

$$f_{pMOD} \ll f_C \leq \frac{f_{SW}}{15}$$

At the crossover frequency, the total loop gain must be equal to 1. Therefore:

$$GAIN_{MOD(f_C)} \times \frac{V_{FB}}{V_{OUT}} \times GAIN_{EA(f_C)} = 1$$

$$GAIN_{EA(f_C)} = g_{m,EA} \times R_C$$

$$GAIN_{MOD(f_C)} = GAIN_{MOD(d_C)} \times \frac{f_{pMOD}}{f_C}$$

Therefore:

$$GAIN_{MOD(f_C)} \times \frac{V_{FB}}{V_{OUT}} \times GAIN_{EA(f_C)} = 1$$

Solving for R<sub>C</sub>:

$$R_C = \frac{V_{OUT}}{g_{m,EA} \times V_{FB} \times GAIN_{MOD(f_C)}}$$

# High-Efficiency 2.2MHz, 36V, Dual Buck

Set the error-amplifier compensation zero formed by R<sub>C</sub> and C<sub>C</sub> at the f<sub>pMOD</sub>. Calculate the value of C<sub>C</sub> as follows:

$$C_C = \frac{1}{2\pi \times f_{pMOD} \times R_C}$$

If f<sub>zMOD</sub> is less than 5 x f<sub>C</sub>, add a second capacitor (C<sub>F</sub>) from COMP to AGND. The value of CF is:

$$C_F = \frac{1}{2\pi \times f_{zMOD} \times R_C}$$

As the load current decreases, the modulator pole also decreases; however, the modulator gain increases accordingly and the crossover frequency remains the same.

The following is a numerical example to calculate the compensation network component values of Figure 2:

- A<sub>V CS</sub> = 11V/V
- R<sub>DCR</sub> = 15mΩ
- $g_{mc} = 1/(A_{V CS} \times R_{DC}) = 1/(11 \times 0.015) = 6.06$
- V<sub>OUT</sub> = 5V
- I<sub>OUT(MAX)</sub> = 5.33A
- $R_{LOAD} = V_{OUT}/I_{OUT(MAX)} = 5V/5.33A = 0.9375\Omega$
- COLIT = 2x47µF = 94µF
- ESR =  $9m\Omega/2 = 4.5m\Omega$
- $f_{SW} = 0.403MHz$

$$GAIN_{MOD(dc)} = 6.06 \times 0.9375 = 5.68$$

$$f_{pMOD} = \frac{1}{2\pi \times 94 \mu F \times 0.9375} \approx 1.8 kHz$$

$$f_{pMOD} << f_C \le \frac{f_{SW}}{15}$$

$$1.8kHz \ll f_C \leq 80.6kHz$$

select  $f_C = 25kHz$ :

$$f_{zMOD} = \frac{1}{2\pi \times 4.5 m\Omega \times 94 \mu F} \approx 376 kHz$$

since f<sub>zMOD</sub> > f<sub>C</sub>:

- R<sub>C</sub> ≈ 25kΩ
- C<sub>C</sub> ≈ 3.3nF
- C<sub>F</sub> ≈ 18pF

# Controller with 17µA Quiescent Current




Figure 2. Compensation Network

#### **Applications Information**

#### **Layout Recommendations**

Careful PCB layout is critical to achieve low switching losses and clean, stable operation. The switching power stage requires particular attention (see Figure 3). If possible, mount all the power components on the top side of the board, with their ground terminals flush against one another. Follow these guidelines for good PCB layout:

- Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, itter-free operation.
- Keep the power traces and load connections short. This practice is essential for high efficiency. Using thick copper PCBs (2oz vs. 1oz) can enhance full load efficiency by 1% or more.
- Minimize current-sensing errors by connecting CS\_ and OUT\_. Use kelvin sensing directly across the currentsense resistor (RSENSE ). A high-frequency filter is required if operating above 1.8MHz. The recommended RC filter values are 20Ω/100pF. Refer to the MAX20034 EV kit data sheet schematic for details.
- Route high-speed switching nodes (BST\_, LX\_, DH\_, and DL ) away from sensitive analog areas (FB , CS , and OUT ).

#### **Layout Procedure**

- 1) Place the power components first, with ground terminals adjacent (low-side FET, C<sub>IN</sub>, C<sub>OUT</sub>, and Schottky). If possible, make all these connections on the top layer with wide, copper-filled areas.
- 2) Mount the controller IC adjacent to the low-side MOSFET, preferably on the back side opposite DL\_ and DH\_ to keep LX\_, PGND, DH\_, and the DL\_ gate drive lines short and wide. The DL\_ and DH\_ gate traces must be short and wide (50 mils to 100 mils wide if the MOSFET is 1in from the controller IC) to keep the driver impedance low and for proper adaptive dead-time sensing.
- 3) Group the gate-drive components (BST\_ diode and capacitor and LDO bypass capacitor BIAS) together near the controller IC. Be aware that gate currents of up to 1A flow from the bootstrap capacitor to BST ,

- from DH\_ to the gate of the external HS switch and from the LX\_ pin to the inductor. Up to 100mA of current flow from the BIAS capacitor through the bootstrap diode to the bootstrap capacitor. Dimension those traces accordingly.
- 4) Make the DC-DC controller ground connections as shown in <u>Figure 3</u>. This diagram can be viewed as having two separate ground planes: power ground, where all the high-power components go; and an analog ground plane for sensitive analog components. The analog ground plane and power ground plane must meet only at a single point directly under the IC.
- 5) Connect the output-power planes directly to the outputfilter capacitor positive and negative terminals with multiple vias. Place the entire DC-DC converter circuit as close as possible to the load.





Figure 3. Layout Example

# **Typical Operating Circuit**



# **Ordering Information**

DADT	PART TEMP RANGE PIN-PACKAGE		V <sub>OUT</sub>		SPREAD	
PARI			ADJUSTABLE	FIXED	SPECTRUM	
MAX20034ATIR/VY+	-40°C to +125°C	28 TQFN-EP**	1V to 10V	5V/3.3V	Off	
MAX20034ATIS/VY+	-40°C to +125°C	28 TQFN-EP**	1V to 10V	5V/3.3V	On	

<sup>/</sup>V denotes an automotive qualified part.

# **Chip Information**

PROCESS: BICMOS

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

<sup>\*\*</sup>EP = Exposed pad.

# High-Efficiency 2.2MHz, 36V, Dual Buck Controller with 17µA Quiescent Current

# **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	9/17	Initial release	_
1	2/18	Removed future product status from MAX20034ATIR/VY+ in Ordering Information	23
2	4/18	Updated the Simplified Block Diagram, TOC01–TOC02, TOC08, TOC11–TOC12, TOC23, Pin Description table, and the Inductance and Transient Considerations section.	2, 6–7, 9, 11, 15, 19–20

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Switching Controllers category:

Click to view products by Maxim manufacturer:

Other Similar products are found below:

AZ7500EP-E1 NCP1218AD65R2G NCP1234AD100R2G NCP1244BD065R2G NCP1336ADR2G NCP6153MNTWG NCP81205MNTXG

SJE6600 SMBV1061LT1G SG3845DM NCP4204MNTXG NCP6132AMNR2G NCP81102MNTXG NCP81203MNTXG

NCP81206MNTXG NX2155HCUPTR UBA2051C MAX8778ETJ+ NTBV30N20T4G NCP1240AD065R2G NCP1240FD065R2G

NCP1361BABAYSNT1G NTC6600NF TC105333ECTTR NCP1230P100G NCP1612BDR2G NX2124CSTR SG2845M

NCP81101MNTXG IFX81481ELV NCP81174NMNTXG NCP4308DMTTWG NCP4308DMNTWG NCP4308AMTTWG

NCP1251FSN65T1G NCP1246BLD065R2G NTE7154 NTE7242 LTC7852IUFD-1#PBF LTC7852EUFD-1#PBF MB39A136PFT-G-BND-ERE1 NCP1256BSN100T1G LV5768V-A-TLM-E NCP1365BABCYDR2G NCP1365AABCYDR2G MCP1633T-E/MG NCV1397ADR2G

AZ494AP-E1 UTC3843D XDPL8219XUMA1