## General Description

The MAX20034 is an automotive 2.2 MHz , dual synchronous step-down controller IC that provides two highvoltage, synchronous step-down controllers that operate $180^{\circ}$ out-of-phase. The IC operates with a 3.5 V to 42 V input-voltage supply and can function in dropout condition by running at 99\% duty cycle. It is intended for applications with mid- to high-power requirements that perform at a wide input voltage range, such as during automotive coldcrank or engine stop-start conditions.

The IC's step-down controllers operate at up to 2.2 MHz frequency to allow small external components, reduced output ripple, and to guarantee no AM band interference. The switching frequency is resistor adjustable $(220 \mathrm{kHz}$ to 2.2 MHz ). SYNC input programmability enables three frequency modes for optimized performance: forced fixed-frequency operation, skip mode with ultra-low quiescent current, and synchronization to an external clock. The IC is also available with spread-spectrum frequency modulation to minimize EMI interference.

The IC features a power-OK monitor, overvoltage lockout, and undervoltage lockout. Protection features include cycle-by-cycle current limit and thermal shutdown. The MAX20034 is specified for operation over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ automotive temperature range.

## Applications

- POL Applications for Automotive Power
- Distributed DC Power Systems
- Navigation and Radio Head Units


## Benefits and Features

- Meets Stringent OEM Module Power-Consumption and Performance Specifications
- $17 \mu \mathrm{~A}$ Quiescent Current in Skip Mode
- $\pm 1.5 \%$ Output-Voltage Accuracy: 5.0V/3.3V Fixed, or Adjustable Between 1V and 10V
- Enables Crank-Ready Designs
- Wide 3.5 V to 36 V Input Supply Range
- EMI Reduction Features Reduce Interference with Sensitive Radio Bands without Sacrificing Wide Input Voltage Range
- 50ns (typ) Minimum On-Time Guarantees SkipFree Operation for 3.3V Output from a Car Battery at 2.2 MHz
- Spread-Spectrum Option
- Frequency-Synchronization Input
- Resistor-Programmable Frequency Between 220 kHz and 2.2 MHz
- Integration and Thermally Enhanced Packages Save Board Space and Cost
- Dual, Up to 2.2 MHz Step-Down Controllers
- $180^{\circ}$ Out-of-Phase Operation
- Current-Mode Controllers with Forced-PWM (FPWM) and Skip Modes
- Thermally Enhanced, 28-Pin TQFN-EP Package
- Protection Features Improve System Reliability
- Supply Overvoltage and Undervoltage Lockout
- Overtemperature and Short-Circuit Protection


## Ordering Information appears at end of data sheet.

## Simplified Block Diagram



| Absolute Maximum Ratings |  |
| :---: | :---: |
| IN, EN1, EN2, LX_ to PGND.. | -0.3 V to +42 V |
| OUT1, OUT2 to AGND | -0.3V to +12 V |
| CS1 to OUT1. | -0.3V to +0.3V |
| CS2 to OUT2 | -0.3V to +0.3 V |
| BIAS, FSYNC, PGOOD_, FB_, |  |
| EXTVCC to AGND.. | ....-0.3V to +6V |
| COMP_, FOSC to PGND_ | -0.3 V to $\mathrm{V}_{\mathrm{BIAS}}+0.3 \mathrm{~V}$ |
| DL_ to PGND_ (Note 1) | -0.3 V to $\mathrm{V}_{\text {BIAS }}+0.3 \mathrm{~V}$ |
| BST_ to LX_ (Note 1).. | -0.3V to +6 V |

DH_ to LX_(Note 1)............................................... -0.3 V to +0.3 V
Continous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
28 TQFN (derate $37 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )................ 2285 mW
Operating Temperature Range......................... $40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Junction Temperature ...................................................... $+150^{\circ} \mathrm{C}$
Storage Temperature Range ........................... $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ................................. $+300^{\circ} \mathrm{C}$
Soldering Temperature (reflow)....................................... $+260^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 1: Self-protected against transient voltages exceeding these limits for $\leq 50 \mathrm{~ns}$ under normal operation and loads up to the maximum rated output current.

## Package Information

## PACKAGE TYPE: 28-PIN TQFN

| Package Code | T2855Y-5C |
| :--- | :--- |
| Outline Number | $\underline{21-100130}$ |
| Land Pattern Number | $\underline{90-0027}$ |

THERMAL RESISTANCE, FOUR-LAYER BOARD:

| Junction to Ambient $\left(\theta_{\mathrm{JA}}\right)$ | $35^{\circ} \mathrm{C} / \mathrm{W}$ |
| :--- | :--- |
| Junction to Case $\left(\theta_{\mathrm{JC}}\right)$ | $3^{\circ} \mathrm{C} / \mathrm{W}$ |

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a " + ", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.
Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

## Electrical Characteristics

$\left(\mathrm{V}_{\text {IN }}=14 \mathrm{~V}, \mathrm{C}_{\text {BIAS }}=6.8 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{FOSC}}=12 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Limits are $100 \%$ tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage Range | $\mathrm{V}_{\text {IN }}$ | Normal operation | 3.5 |  | 36 | V |
|  |  | t < 1s |  |  | 42 |  |
| Supply Current | In | $\mathrm{V}_{\mathrm{EN} 1}=\mathrm{V}_{\mathrm{EN} 2}=0 \mathrm{~V}$ |  | 6.5 | 10 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\text {EN1 }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT} 1}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN} 2}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\text {EXTVCC }}=5 \mathrm{~V} \text { (no switching) } \end{aligned}$ |  | 25 | 40 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{EN} 2}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN} 1}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\text {EXTVCC }}=3.3 \mathrm{~V} \text { (no switching) } \end{aligned}$ |  | 17 | 28 |  |
| Buck 1 Fixed-Output Voltage | VOUT1 | $\mathrm{V}_{\mathrm{FB} 1}=\mathrm{V}_{\mathrm{BIAS}}, \mathrm{V}_{\text {OUT1 }}=5 \mathrm{~V}, \mathrm{PWM}$ mode | 4.925 | 5 | 5.075 | V |
| Buck 2 Fixed-Output Voltage | $\mathrm{V}_{\text {OUT2 }}$ | $\mathrm{V}_{\mathrm{FB} 2}=\mathrm{V}_{\text {BIAS }}, \mathrm{V}_{\text {OUT2 }}=3.3 \mathrm{~V}, \mathrm{PWM}$ mode | 3.25 | 3.3 | 3.35 | V |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{I N}=14 \mathrm{~V}, \mathrm{C}_{\mathrm{BIAS}}=6.8 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{FOSC}}=12 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Limits are $100 \%$ tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Voltage-Adjustable Range |  | Buck 1, Buck 2 | 1 |  | 10 | V |
| Regulated Feedback Voltage | $\mathrm{V}_{\mathrm{FB} 1}, \mathrm{~V}_{\mathrm{FB} 2}$ | PWM | 0.995 | 1.005 | 1.015 | V |
| Feedback Leakage Current | $\mathrm{I}_{\mathrm{FB} 1} \mathrm{I}_{\text {FB2 }}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| Feedback LineRegulation Error |  | $\mathrm{V}_{\mathrm{IN}}=3.5 \mathrm{~V}$ to $36 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=1 \mathrm{~V}$ |  | 0.01 |  | \%/V |
| Transconductance (from FB1, 2 to COMP1, 2) | $\mathrm{gm}_{\mathrm{m}}$ | $\mathrm{V}_{\mathrm{FB}}=1 \mathrm{~V}, \mathrm{~V}_{\mathrm{BIAS}}=5 \mathrm{~V}$ | 300 | 470 | 700 | $\mu \mathrm{S}$ |
| Dead Time |  | DL_ low to DH_ high |  | 15 |  | ns |
|  |  | DH_ low to DL_ high |  | 15 |  |  |
| Maximum Duty Cycle |  | Buck 1, Buck 2 | 97 | 99 |  | \% |
| Minimum On-Time | ton,min | Buck 1, Buck 2 |  | 50 |  | ns |
| PWM SwitchingFrequency Range | fsw | Programmable | 0.22 |  | 2.2 | MHz |
| Switching-Frequency Accuracy |  | $\mathrm{R}_{\text {FOSC }}=12 \mathrm{k} \Omega, \mathrm{V}_{\text {BIAS }}=5 \mathrm{~V}, 3.3 \mathrm{~V}$ | 2 | 2.2 | 2.4 | MHz |
| CS_Current-Limit Voltage Threshold | VLIMIT1, <br> VLIMIT2 | $\mathrm{V}_{\text {CS_ }}-\mathrm{V}_{\text {OUT }} ; \mathrm{V}_{\text {BIAS }}=5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }} \geq 2.5 \mathrm{~V}$ | 68 | 80 | 92 | mV |
| Soft-Start Ramp Time |  | Buck 1 and Buck 2 | 3 | 5 | 8 | ms |
| Phase Shift Between Buck 1 and Buck 2 |  | PWM operation (Note 2) |  | 180 |  | deg |
| LX1, LX2 Leakage Current |  | $\mathrm{V}_{\text {LX }}=\mathrm{V}_{\text {PGND_ }}$ or $\mathrm{V}_{\text {IN }}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.001 | 1 | $\mu \mathrm{A}$ |
| DH1, DH2 Pullup Resistance |  | $V_{\text {BIAS }}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{DH}}=-100 \mathrm{~mA}$ |  | 3 | 6 | $\Omega$ |
| DH1, DH2 Pulldown Resistance |  | $\mathrm{V}_{\mathrm{BIAS}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{DH}}=100 \mathrm{~mA}$ |  | 1.5 | 3 | $\Omega$ |
| DL1,2 Pullup Resistance |  | $\mathrm{V}_{\mathrm{BIAS}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{DL}}=-100 \mathrm{~mA}$ |  | 3 | 6 | $\Omega$ |
| DL1, DL2 Pulldown Resistance |  | $\mathrm{V}_{\text {BIAS }}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{DL}}=100 \mathrm{~mA}$ |  | 1.5 | 3 | $\Omega$ |
| Output Overvoltage Threshold |  | Detected with respect to $\mathrm{V}_{\mathrm{FB}}$ _ rising | 105 | 108 | 112 | \% |
| Output Overvoltage Hysteresis |  |  |  | 3 |  | \% |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{IN}}=14 \mathrm{~V}, \mathrm{C}_{\text {BIAS }}=6.8 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{FOSC}}=12 \mathrm{k} \Omega, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{J}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Limits are $100 \%$ tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PGOOD Threshold | PGOOD_R | Percentage of $\mathrm{V}_{\text {OUT }}$, rising | 92 | 94 | 97 | \% |
|  | PGOOD_F | Percentage of $\mathrm{V}_{\text {OUT_ }}$, falling | 90 | 92 | 95 |  |
| Leakage Current |  | $\mathrm{V}_{\text {PGOOD }}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
| Output Low Voltage |  | $\mathrm{I}_{\text {SINK }}=1 \mathrm{~mA}$ |  |  | 0.2 | V |
| Debounce Time |  | Fault detection, rising and falling |  | 20 |  | $\mu \mathrm{s}$ |
| FSYNC INPUT |  |  |  |  |  |  |
| FSYNC Frequency Range |  | $\begin{aligned} & \text { Minimum sync pulse }>(1 / \text { FSYNC }-1 / \text { FOSC }) \\ & R_{\text {FOSC }}=12 \mathrm{k} \Omega \end{aligned}$ | 1.8 |  | 2.6 | MHz |
|  |  | $\begin{array}{\|l} \hline \text { Minimum sync pulse }>(1 / \mathrm{FSYNC}-1 / \mathrm{FOSC}) \\ \mathrm{R}_{\mathrm{FOSC}}=70 \mathrm{k} \Omega \\ \hline \end{array}$ | 250 |  | 550 | kHz |
| FSYNC Switching <br> Thresholds |  | High threshold | 1.4 |  |  | V |
|  |  | Low threshold | 0.4 |  |  |  |
| INTERNAL LDO BIAS |  |  |  |  |  |  |
| Internal BIAS Voltage |  | $\mathrm{V}_{\text {IN }}>6 \mathrm{~V}$, no load |  | 5 |  | V |
| BIAS UVLO Threshold |  | $V_{\text {BIAS }}$ rising |  | 3.1 | 3.25 | V |
|  |  | $V_{\text {BIAS }}$ falling | 2.35 | 2.6 |  |  |
| EXTVCC Operating Range |  |  | 3.25 |  | 5.5 | V |
| EXTVCC Threshold | $V_{\text {TH,EXTVCC }}$ | EXTVCC rising, hysteresis $=110 \mathrm{mV}$ | 2.85 | 3 | 3.25 | V |
| THERMAL OVERLOAD |  |  |  |  |  |  |
| Thermal-Shutdown Temperature |  | (Note 2) |  | 170 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal-Shutdown Hysteresis |  | (Note 2) |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |
| ENABLE LOGIC INPUT |  |  |  |  |  |  |
| High Threshold |  | EN1, EN2 | 1.8 |  |  | V |
| Low Threshold |  | EN1, EN2 |  |  | 0.8 | V |
| EN_ Input Bias Current |  | EN1, EN2 logic inputs only, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |

Note 2: Guaranteed by design, not production tested.

Typical Operating Characteristics
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)




## Typical Operating Characteristics (continued)

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Typical Operating Characteristics (continued)

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Typical Operating Characteristics (continued)

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



## Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | LX1 | Inductor Connection for Buck 1. Connect LX1 to the switched side of the inductor. LX1 serves as <br> the lower supply rail for the DH1 high-side gate driver. |
| 2 | DL1 | Low-Side Gate-Driver Output for Buck 1. DL1 output voltage swings from VPGND1 to V VIAS. |
| 3 | PGND1 | Power Ground for Buck 1 |
| 4 | CS1 | Positive Current-Sense Input for Buck 1. Connect CS1 to the positive terminal of the current-sense <br> element. See the Current Limiting and Current-Sense Inputs (OUT_ and CS_) and Current-Sense <br> Measurement sections. |
| 5 | OUT1 | Output Sense and Negative Current-Sense Input for Buck 1. When using the internal preset 5V <br> feedback-divider (FB1 = BIAS), the controller uses OUT1 to sense the output voltage. Connect <br> OUT1 to the negative terminal of the current-sense element. See the Current Limiting and Current- <br> Sense Inputs (OUT_ and CS_) and Current-Sense Measurement sections. |
| 6 | COMP1 | Feedback Input for Buck 1. Connect FB1 to BIAS for the 5V fixed output or to a resistive divider <br> between OUT1 and AGND to adjust the output voltage between 1V and 10V. In adjustable version, <br> FB1 regulates to 1V (typ). See the Setting the Output Voltage in Buck Converters section. |
| 7 | Buck 1 Error-Amplifier Output. Connect an RC network to COMP1 to compensate. |  |
| 8 | BIAS | 5V Internal Linear Regulator Output. Bypass BIAS to PGND with a low-ESR ceramic capacitor of <br> $2.2 \mu F ~ m i n i m u m ~ v a l u e . ~ B I A S ~ p r o v i d e s ~ t h e ~ p o w e r ~ t o ~ t h e ~ i n t e r n a l ~ c i r c u i t r y ~ a n d ~ e x t e r n a l ~ l o a d s . ~ S e e ~ t h e ~$ |
| Fixed 5V Linear Regulator (BIAS) section. |  |  |

## Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 11 | IN | Supply Input. Bypass IN with enough capacitors to supply the two out-of-phase buck converters. |
| 12 | PGOOD1 | Open-Drain Power-Good Output for Buck 1. PGOOD1 is low if OUT1 is more than 92\% (typ) below the normal regulation point. PGOOD1 asserts low during soft-start and in shutdown. PGOOD1 becomes high impedance when OUT1 is in regulation. To obtain a logic signal, pull PGOOD1 up with an external resistor connected to a positive voltage lower than 5.5 V . |
| 13 | PGOOD2 | Open-Drain Power-Good Output for Buck 2. PGOOD2 is low if OUT2 is more than 92\% (typ) below the normal regulation point. PGOOD2 asserts low during soft-start and in shutdown. PGOOD2 becomes high impedance when OUT2 is in regulation. To obtain a logic signal, pull PGOOD2 up with an external resistor connected to a positive voltage lower than 5.5 V . |
| 14 | FSYNC | External Clock-Synchronization Input. Synchronization to the controller operating-frequency ratio is 1. See the Switching Frequency/External Synchronization section. For FSYNC high, and TON < $\mathrm{T}_{\mathrm{ON}, \mathrm{MIN}}$, ensure there is at least $50 \mu \mathrm{~A}$ (including the resistor-divider current on $\mathrm{V}_{\text {OUT1,2 }}$ ) of load current if $\mathrm{V}_{\text {BIAS }}-\mathrm{V}_{\text {OUT }}>1.3 \mathrm{~V}$. |
| 15 | FOSC | Frequency-Setting Input. Connect a resistor from FOSC to AGND to set the switching frequency of the DC-DC converters. |
| 16 | COMP2 | Buck 2 Error-Amplifier Output. Connect an RC network to COMP2 to compensate buck converter 2. |
| 17 | FB2 | Feedback Input for Buck 2. Connect FB2 to BIAS for the 3.3 V fixed output or to a resistive divider between OUT2 and AGND to adjust the output voltage between 1 V and 10 V . In adjustable version, FB2 regulates to $1 V$ (typ). See the Setting the Output Voltage in Buck Converters section. |
| 18 | OUT2 | Output Sense and Negative Current-Sense Input for Buck 2. When using the internal preset 3.3V feedback-divider (FB2 = BIAS), the buck uses OUT2 to sense the output voltage. Connect OUT2 to the negative terminal of the current-sense element. See the Current Limiting and Current-Sense Inputs (OUT_ and CS_) and Current-Sense Measurement sections. |
| 19 | CS2 | Positive Current-Sense Input for Buck 2. Connect CS2 to the positive terminal of the current-sense element. See Current Limiting and Current-Sense Inputs (OUT_ and CS_) and Current-Sense Measurement sections. |
| 20 | PGND2 | Power Ground for Buck 2 |
| 21 | DL2 | Low-Side Gate-Driver Output for Buck 2. DL2 output voltage swings from VPGND2 to $\mathrm{V}_{\text {BIAS }}$. |
| 22 | LX2 | Inductor Connection for Buck 2. Connect LX2 to the switched side of the inductor. LX2 serves as the lower supply rail for the DH2 high-side gate driver. |
| 23 | DH2 | High-Side Gate-Driver Output for Buck 2. DH2 output voltage swings from $\mathrm{V}_{\mathrm{LX} 2}$ to $\mathrm{V}_{\mathrm{BST}}$ 2. |
| 24 | BST2 | Boost Flying-Capacitor Connection for High-Side Gate Voltage of Buck 2. Connect a high-voltage diode between BIAS and BST2. Connect a ceramic capacitor between BST2 and LX2. See the High-Side Gate-Driver Supply (BST_) section. |
| 25 | EN2 | High-Voltage-Tolerant, Active-High Digital Enable Input for Buck 2. Driving EN2 high enables Buck 2. |
| 26 | EN1 | High-Voltage-Tolerant, Active-High Digital Enable Input for Buck 1. Driving EN1 high enables Buck 1. |
| 27 | BST1 | Boost Flying-Capacitor Connection for High-Side Gate Voltage of Buck 1. Connect a high-voltage diode between BIAS and BST2. Connect a ceramic capacitor between BST1 and LX1. See the High-Side Gate-Driver Supply (BST_) section. |
| 28 | DH1 | High-Side Gate-Driver Output for Buck 2. DH1 output voltage swings from $\mathrm{V}_{\mathrm{LX} 1}$ to $\mathrm{V}_{\mathrm{BST} 1}$. |
| - | EP | Exposed Pad. Connect EP to ground. Connecting the exposed pad to ground does not remove the requirement for proper ground connections to PGND1, PGND2, and AGND. The exposed pad is attached with epoxy to the substrate of the die, making it an excellent path to remove heat from the IC. |

## MAX20034

## Detailed Description

The MAX20034 is an automotive-rated dual-output switching power-supply IC. The IC integrates two synchronous step-down controllers and can provide two independent-controlled power rails as follows:

- Buck controller with a fixed 5 V output voltage, or an adjustable 1 V to 10 V output voltage.
- Buck controller with a fixed 3.3V output voltage, or an adjustable 1 V to 10 V output voltage.
EN1 and EN2 enable the respective buck controllers. Connect EN1 and EN2 directly to $\mathrm{V}_{\mathrm{BAT}}$, or to powersupply sequencing logic.
In skip mode, the total supply current is reduced to $17 \mu \mathrm{~A}$ (typ) with Buck 1 disabled and Buck 2 enabled. When both controllers are disabled, the total current drawn is further reduced to $6.5 \mu \mathrm{~A}$ (typ).


## Fixed 5V Linear Regulator (BIAS)

The internal circuitry of the IC requires a 5 V bias supply. An internal 5V linear regulator (BIAS) generates this bias supply. Bypass BIAS with a $\geq 6.8 \mu \mathrm{~F}$ ceramic capacitor to guarantee stability under the full-load condition.
The internal linear regulator can source up to 100 mA (150mA under EXTVCC switchover; see the EXTVCC Switchover section). Use the following equation to estimate the internal current requirements for the IC:

$$
\begin{gathered}
I_{\mathrm{BIAS}}=\mathrm{I}_{\mathrm{CC}}+\mathrm{f}_{\mathrm{SW}}\left(\mathrm{Q}_{\mathrm{G}} \mathrm{DH} 1+\mathrm{Q}_{\mathrm{G}} \mathrm{DL} 1+\right. \\
\left.\mathrm{Q}_{\mathrm{G}} \mathrm{DH} 2+\mathrm{Q}_{\mathrm{G}} \mathrm{DL} 2\right)=10 \mathrm{~mA} \text { to } 50 \mathrm{~mA}(\mathrm{typ})
\end{gathered}
$$

where $I_{C C}$ is the internal 5 mA (typ) supply current, fSW is the switching frequency, and $Q_{G_{-}}$is the MOSFET's total gate charge (specification limits at $\mathrm{V}_{\mathrm{GS}}=5 \mathrm{~V}$ ). To minimize the internal power dissipation, bypass BIAS to an external 5 V rail.

## EXTVCC Switchover

The internal linear regulator can be bypassed by connecting an external supply ( 3.25 V to 5.2 V ) or one of the buck converter outputs to EXTVCC. BIAS internally switches to EXTVCC and the internal linear regulator turns off. This configuration has several advantages:

- It reduces the internal power dissipation of the device.
- The low-load efficiency improves as the internal supply current is scaled down proportionally to the duty cycle.
If $\mathrm{V}_{\text {EXTVCC }}$ drops below 3.25 V , the internal regulator is enabled and BIAS switches back to the internal regulator.

High-Efficiency 2.2MHz, 36V, Dual Buck Controller with $17 \mu \mathrm{~A}$ Quiescent Current

## Undervoltage Lockout (UVLO)

The BIAS input undervoltage-lockout (UVLO) circuitry inhibits switching if the 5 V bias supply (BIAS) is below its 2.6V (typ) UVLO falling threshold. Once BIAS rises above its UVLO rising threshold and EN1 and EN2 enable the buck controllers, the controllers start switching and the output voltages begin to ramp up using soft-start.

## Buck Controllers

The IC provides two buck controllers with synchronous rectification. The step-down controllers use a pulse-width modulation (PWM) current-mode control scheme. External MOSFETs allow for optimized load-current design. Fixedfrequency operation with optimal interleaving minimizes input ripple current from the minimum to the maximum input voltages. Output-current sensing provides an accurate current limit with a sense resistor, or power dissipation can be reduced using lossless current sensing across the inductor.

## Soft-Start

Once a buck converter is enabled by driving the corresponding EN_high, the soft-start circuitry gradually ramps up the reference voltage during soft-start time (tSSTART $=5 \mathrm{~ms}$ (typ)) to reduce the input surge currents during startup. Before the IC can begin the soft-start, the following conditions must be met:

1) $\mathrm{V}_{\text {BIAS }}$ exceeds the 3.25 V (max) undervoltage-lockout threshold.
2) $V_{E N}$ is logic-high.

## Switching Frequency/External Synchronization

The IC provides an internal oscillator, adjustable from 220 kHz to 2.2 MHz . High-frequency operation optimizes the application for the smallest component size, trading off efficiency to higher switching losses. Low-frequency operation offers the best overall efficiency at the expense of component size and board space. To set the switching frequency, connect a resistor ( $\mathrm{R}_{\mathrm{FOSC}}$ ) from FOSC to AGND:

$$
\mathrm{f} \_\mathrm{SW}=\frac{\left(25.5+\sqrt{\left(\frac{\mathrm{R} \_ \text {FOSC }}{6}\right)}\right)}{\text { R_FOSC }}
$$

See the Typical Operating Characteristics to determine the relationship between switching frequency and $R_{\text {FOSC }}$. The IC can be synchronized to an external clock by connecting the external clock signal to FSYNC. A rising edge on FSYNC resets the internal clock. The FSYNC clock should have a minimum 150ns high pulse width.

## MAX20034

## Light-Load Efficiency Skip Mode (VFSYNC = OV)

Drive FSYNC low to enable skip mode. In skip mode, the IC stops switching until the FB_ voltage drops below the reference voltage. Once the FB_ voltage has dropped below the reference voltage, the IC begins switching until the inductor current reaches $30 \%$ (skip threshold) of the maximum current defined by the inductor DCR or output shunt resistor.

## Forced-PWM Mode (V $\mathrm{V}_{\mathrm{FSYNC}}=$ High $)$

Driving FSYNC high prevents the IC from entering skip mode by disabling the zero-crossing detection of the inductor current. This forces the low-side gate-driver waveform to constantly be the complement of the high-side gatedriver waveform, so the inductor current reverses at light loads and discharges the output capacitor. The benefit of forced-PWM (FPWM) mode is to keep the switching frequency constant under all load conditions; however, forced-frequency operation diverts a considerable amount of the output current to PGND, reducing the efficiency under light-load conditions.

FPWM mode is useful for improving load-transient response and eliminating unknown frequency harmonics that can interfere with AM radio bands.

## Maximum Duty-Cycle Operation

The IC has a maximum duty cycle of $97 \%$ (min). The internal logic of the IC looks for approximately 10 consecutive high-side FET-on pulses and decides to turn on the lowside FET for 150 ns (typ) every $12 \mu \mathrm{~s}$. The input voltage at which the IC enters dropout changes depending on the input voltage, output voltage, switching frequency, load current, and the efficiency of the design. The input voltage at which the IC enters dropout can be approximated as:

$$
\text { VOUT_ }=\left[\text { VOUT_- }_{\text {OUT }}+(\text { lOUT_ } \times \text { RON_H })\right] / 0.97
$$

Note: The above equation does not take into account the efficiency and switching frequency, but is a good firstorder approximation. Use the RON_H (max) number from the data sheet of the high-side MOSFET used.

## Spread Spectrum

The IC features enhanced EMI performance, which performs $\pm 6 \%$ dithering of the switching frequency to reduce peak emission noise at the clock frequency and its harmonics, making it easier to meet stringent emission limits.
When using an external clock source (i.e., driving the FSYNC input with an external clock), spread spectrum is disabled.

High-Efficiency 2.2MHz, 36V, Dual Buck Controller with $17 \mu \mathrm{~A}$ Quiescent Current

MOSFET Gate Drivers (DH_ and DL_)
The DH_ high-side n-channel MOSFET drivers are powered from capacitors at BST_, while the low-side drivers (DL_) are powered by the 5 V linear regulator (BIAS). On each channel, a shoot-through protection circuit monitors the gate-to-source voltage of the external MOSFETs to prevent a MOSFET from turning on until the complementary switch is fully off. There must be a lowresistance, low-inductance path from the DL_ and DH_ drivers to the MOSFET gates for the protection circuits to work properly. Follow the instructions listed to provide the necessary low-resistance and low-inductance path:

- Use very short, wide traces ( 50 mils to 100 mils wide if the MOSFET is 1 in from the driver).
- It may be necessary to decrease the slew rate for the gate drivers to reduce switching noise or to compensate for low-gate-charge capacitors. For the low-side drivers, use 1 nF to 5 nF gate capacitors from DL_ to PGND, and for the high-side drivers, connect a small $5 \Omega$ to $10 \Omega$ resistor between $B S T_{\text {_ }}$ and the bootstrap capacitor.
Note: Gate drivers must be protected during shutdown, at the absence of the supply voltage $\left(\mathrm{V}_{\mathrm{BIAS}}=0 \mathrm{~V}\right)$ when the gate is pulled high either capacitively or by the leakage path on the PCB; therefore, external-gate pulldown resistors are needed to prevent making a direct path from $V_{B A T}$ to PGND.


## High-Side Gate-Driver Supply (BST_)

The high-side MOSFET is turned on by closing an internal switch between BST_ and DH_ and transferring the bootstrap capacitor's (at BST_) charge to the gate of the high-side MOSFET. This charge refreshes when the highside MOSFET turns off and the LX_ voltage drops down to ground potential, taking the negative terminal of the capacitor to the same potential. At this time, the bootstrap diode recharges the positive terminal of the bootstrap capacitor. The selected n-channel high-side MOSFET determines the appropriate boost capacitance values ( $\mathrm{C}_{\mathrm{BST}}$ in the Typical Operating Circuit) according to the following equation:

$$
\mathrm{C}_{\mathrm{BST}_{-}}=\frac{\mathrm{Q}_{\mathrm{G}}}{\Delta \mathrm{~V}_{\mathrm{BST}_{-}}}
$$

where $Q_{G}$ is the total gate charge of the high-side MOSFET and $\Delta \mathrm{V}_{\mathrm{BST}}$ is the voltage variation allowed on the high-side MOSFET driver after turn-on. Choose $\Delta \mathrm{V}_{\text {BST_ }}$ such that the available gate-drive voltage is not significāntly degraded (e.g., $\Delta \mathrm{V}_{\mathrm{BST}_{-}}=100 \mathrm{mV}$ to 300 mV ) when determining $\mathrm{C}_{\mathrm{BS}} \mathrm{T}_{\text {. }}$.
The boost capacitor should be a low-ESR ceramic capacitor. A minimum value of 100 nF works in most cases.

## MAX20034

## Current Limiting and Current-Sense Inputs (OUT_ and CS_)

The current-limit circuit uses differential current-sense inputs (OUT_ and CS_) to limit the peak inductor current. If the magnitude of the current-sense signal exceeds the current-limit threshold (VLIMIT1,2 $=80 \mathrm{mV}$ (typ)), the PWM controller turns off the high-side MOSFET. The actual maximum load current is less than the peak currentlimit threshold by an amount equal to half the inductor ripple current; therefore, the maximum load capability is a function of the current-sense resistance, inductor value, switching frequency, and duty cycle ( $\mathrm{V}_{\mathrm{OUT}} / \mathrm{V}_{\mathrm{IN}}$ ).
For the most accurate current sensing, use a currentsense shunt resistor ( $\mathrm{R}_{\mathrm{SH}}$ ) between the inductor and the output capacitor. Connect CS_to the inductor side of RSH and OUT_ to the capacitor side. Dimension RSH such that the maximum inductor current (IL,MAX $=I_{\text {LOAD }} M A X+1 / 2$ $I_{\text {RIPPLE,PP }}$ ) induces a voltage of $\mathrm{V}_{\text {LIMIT1,2 }}$ across $\mathrm{R}_{\mathrm{SH}}$, including all tolerances.
For higher efficiency, the current can also be measured directly across the inductor. This method could cause up to $30 \%$ error over the entire temperature range and requires a filter network in the current-sense circuit. See the Current-Sense Measurement section.

## Voltage Monitoring (PGOOD_)

The IC includes several power-monitoring signals to facilitate power-supply sequencing and supervision. PGOOD_ can be used to enable circuits that are supplied by the corresponding voltage rail, or to turn on subsequent supplies. Each PGOOD_goes high (high impedance) when the corresponding regulator output voltage is in regulation. Each PGOOD_ goes low when the corresponding regulator output voltage drops below 92\% (typ) or rises above 95\% (typ) of its nominal regulated voltage. Connect a $10 \mathrm{k} \Omega$ (typ) pullup resistor from PGOOD_ to the relevant logic rail to level-shift the signal.
PGOOD_ asserts low during soft-start, soft-discharge, and when either buck converter is disabled (either EN1 or EN2 is low).

## Thermal-Overload, Overcurrent, and Overvoltage/Undervoltage Behavior

## Thermal-Overload Protection

Thermal-overload protection limits total power dissipation in the IC. When the junction temperature exceeds $+170^{\circ} \mathrm{C}$, an internal thermal sensor shuts down the device, allowing it to cool. The thermal sensor turns the device on again after the junction temperature cools by $20^{\circ} \mathrm{C}$.

High-Efficiency 2.2MHz, 36V, Dual Buck Controller with $17 \mu \mathrm{~A}$ Quiescent Current

## Overcurrent Protection

If the inductor current in the IC exceeds the maximum current limit programmed at CS_ and OUT_, the respective driver turns off. In an overcurrent mode, this results in shorter and shorter high-side pulses.
A hard short results in a minimum on-time pulse every clock cycle. Choose the components so they can withstand the short-circuit current if required.

## Overvoltage Protection

The IC limits the output voltage of the buck converters by turning off the high-side gate driver at approximately $109 \%$ of the regulated output voltage. The output voltage needs to come back in regulation before the high-side gate driver starts switching again.

## Design Procedure

## Buck Converter Design Procedure

## Effective Input Voltage Range in Buck Converters

Although the MAX20034 can operate from input supplies up to 36 V ( 42 V transients) and regulate down to 1 V , the minimum voltage conversion ratio ( $\mathrm{V}_{\mathrm{OUT}} / \mathrm{V}_{\text {IN }}$ ) might be limited by the minimum controllable on-time. For proper fixed-frequency PWM operation and optimal efficiency, Buck 1 and Buck 2 should operate in continuous conduction during normal operating conditions. For continuous conduction, set the voltage-conversion ratio as follows:

$$
\frac{V_{\mathrm{OUT}}}{V_{\mathrm{IN}}}>\mathrm{t}_{\mathrm{ON}(\mathrm{MIN})} \times \mathrm{f}_{\mathrm{SW}}
$$

where $t_{O N}(\mathrm{MIN})$ is 50 ns (typ) and fSW is the switching frequency in Hz . If the desired voltage conversion does not meet the above condition, pulse skipping occurs to decrease the effective duty cycle. Decrease the switching frequency if constant switching frequency is required. The same is true for the maximum voltage conversion ratio.
The maximum voltage conversion ratio is limited by the maximum duty cycle (97\%).

$$
\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {DROP }}}<0.97
$$

where $\mathrm{V}_{\mathrm{DROP}}=I_{\text {OUT }}\left(\mathrm{R}_{\mathrm{ON}, \mathrm{HS}}+\mathrm{R}_{\mathrm{DCR}}\right)$ is the sum of the parasitic voltage drops in the high-side path, and fSW is the programmed switching frequency. During low-drop operation, the device reduces f SW to 80 kHz . In practice, the above condition should be met with adequate margin for good load-transient response.

## Setting the Output Voltage in Buck Converters

Connect FB1 and FB2 to BIAS to enable the fixed buck controller output voltages ( 5 V and 3.3 V ) set by a preset internal resistive voltage-divider connected between the output (OUT_) and AGND. To externally adjust the output voltage between 1 V and 10 V , connect a resistive divider from the output (OUT_) to FB_ to AGND (see the Typical Operating Circuit). Calculate RFB_1 and $R_{F B} \_2$ with the following equation:

$$
\mathrm{R}_{\mathrm{FB}_{-} 1}=\mathrm{R}_{\mathrm{FB}_{-} 2}\left[\left(\frac{\mathrm{~V}_{\mathrm{OUT}_{-}}}{\mathrm{V}_{\mathrm{FB}_{-}}}\right)-1\right]
$$

where $\mathrm{VFB}_{-}=1 \mathrm{~V}$ (typ) (see the Electrical Characteristics table).
DC output accuracy specifications in the Electrical Characteristics table refer to the error comparator's threshold, $\mathrm{V}_{\text {FB }}=1 \mathrm{~V}$ (typ). When the inductor conducts continuously, the device regulates the peak of the output ripple, so the actual DC output voltage is lower than the slopecompensated trip level by $50 \%$ of the output ripple voltage.
In discontinuous-conduction mode (skip or STDBY active and $I_{\text {OUT }}<I_{\text {LOAD }}(S K I P)$ ), the device regulates the valley of the output ripple, so the output voltage has a DC regulation level higher than the error-comparator threshold.

## Inductor Selection in Buck Converters

Three key inductor parameters must be specified for operation with the MAX20034: inductance value (L), inductor saturation current (ISAT), and DC resistance ( $R_{D C R}$ ). To determine the optimum inductance, knowing the typical duty cycle (D) is important.

$$
D=\frac{V_{\text {OUT }}}{V_{\text {IN }}} \text { or } D=\frac{V_{\text {OUT }}}{V_{\text {IN }}-I_{\text {OUT }}\left(R_{\text {DS(ON })}+R_{\text {DCR }}\right)}
$$

if the $R_{D C R}$ of the inductor and $R_{D S(O N)}$ of the MOSFET are available with $\mathrm{V}_{\text {IN }}=\left(\mathrm{V}_{\text {BAT }}-\mathrm{V}_{\text {DIODE }}\right)$. All values should be typical to optimize the design for normal operation.

## Inductance

The exact inductor value is not critical and can be adjusted to make trade-offs among size, cost, efficiency, and transient-response requirements.

- Lower inductor values increase LIR, which minimizes size and cost, and improves transient response at the cost of reduced efficiency due to higher peak currents.
- Higher inductance values decrease LIR, which increases efficiency by reducing the RMS current at the cost of requiring larger output capacitors to meet load-transient specifications. Controller with $17 \mu \mathrm{~A}$ Quiescent Current

The ratio of the inductor peak-to-peak $A C$ current to $D C$ average current (LIR) must be selected first. A good initial value is a $30 \%$ peak-to-peak ripple current to averagecurrent ratio (LIR = 0.3). The switching frequency, input voltage, output voltage, and selected LIR then determine the inductor value as follows:

$$
L_{\text {MIN } 1}=\frac{\left(V_{\text {IN }}-V_{\text {OUT }}\right) \times D}{f_{\text {SW }} \times I_{\text {OUT }} \times \text { LIR }}
$$

where $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {OUT }}$, and IOUT are typical values (so that efficiency is optimum for typical conditions).
The next equation ensures that the inductor current downslope is less than the internal slope compensation:

$$
\begin{gathered}
\mathrm{m} \geq \frac{\mathrm{m} 2}{2} \\
m 2=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~L}} \times \mathrm{A}_{\mathrm{VCS}} \times \mathrm{R}_{\mathrm{CS}}
\end{gathered}
$$

where $m$ is the internal slope compensation, $m 2$ is the inductor current downslope, AVCS is current-sense gain (11V/V), and R $\mathrm{R}_{\text {CS }}$ is current-sense resistor.
Solving for L and adding 1.5 multiplier to account for tolerances in the system:

$$
\mathrm{L}_{\mathrm{MIN} 2}=\frac{\left(\mathrm{V}_{\mathrm{OUT}} \times \mathrm{A}_{\mathrm{VCS}} \times \mathrm{R}_{\mathrm{CS}} \times 1.5\right)}{2 \mathrm{~m}}
$$

Select the larger of $L_{\text {MIN1 }}$ and $L_{\text {MIN2 }}$ as $L_{\text {MIN }}$.
The maximum inductor value is recommended to:

$$
\mathrm{L}_{\mathrm{MAX}}=1.6 \times \mathrm{L}_{\mathrm{MIN}}
$$

For example, in a typical-use case, 5 V output voltage and 5 A output current, $\mathrm{R}_{\mathrm{CS}}$ is $15 \mathrm{~m} \Omega, \mathrm{~m}$ is $0.4 \mathrm{~V} / \mu \mathrm{s}$ for 2.2 MHz and $0.08 \mathrm{~V} / \mu$ s for 400 kHz . For 2.2 MHz :

$$
\begin{gathered}
\mathrm{L}_{\mathrm{MIN}}=\frac{(5 \times 11 \times 0.015 \times 1.5)}{(2 \times 0.4)}=1.5 \mu \mathrm{H} \\
\mathrm{~L}_{\mathrm{MAX}}=1.6 \times 1.5=2.4 \mu \mathrm{H}
\end{gathered}
$$

Therefore, a $2.2 \mu \mathrm{H}$ inductor is chosen for 2.2 MHz .
For $400 \mathrm{kHz}, L_{\text {MIN }}$ is calculated as $7.7 \mu \mathrm{H}$ and $L_{M A X}$ is $12.3 \mu \mathrm{H}$; therefore, a $10 \mu \mathrm{H}$ inductor is chosen.

## MAX20034

## Peak Inductor Current

Inductors are rated for maximum saturation current. The maximum inductor current equals the maximum load current, in addition to half the peak-to-peak ripple current:

$$
\left.I_{\text {PEAK }}=I_{\text {LOAD }} \text { MAX }\right)+\frac{\Delta I_{\text {INDUCTOR }}}{2}
$$

For the selected inductance value, the actual peak-to-peak inductor ripple current ( $\triangle$ IINDUCTOR $)$ is calculated as:

$$
\Delta_{\text {INDUCTOR }}=\frac{V_{\text {OUT }}\left(V_{\text {IN }}-V_{\text {OUT }}\right)}{V_{\text {IN }} \times f_{\text {SW }} \times L}
$$

where $\Delta_{\text {INDUCTOR }}$ is in $\mathrm{mA}, \mathrm{L}$ is in $\mu \mathrm{H}$, and fsw is in kHz . Once the peak current and inductance are known, the inductor can be selected. The saturation current should be larger than IPEAK, or at least in a range where the inductance does not degrade significantly. The MOSFETs are required to handle the same range of current without dissipating too much power.

## MOSFET Selection in Buck Converters

Each step-down controller drives two external logic-level n-channel MOSFETs as the circuit switch elements. The key selection parameters to choose these MOSFETs include the items in the following sections.

## Threshold Voltage

All four n-channel MOSFETs must be a logic-level type, with guaranteed on-resistance specifications at $\mathrm{V}_{\mathrm{GS}}=$ 4.5 V . If the internal regulator is bypassed (for example: $\mathrm{V}_{\text {EXTVCC }}=3.3 \mathrm{~V}$ ), the n -channel MOSFETs should be chosen to have guaranteed on-resistance at that gate-tosource voltage.

## Maximum Drain-to-Source Voltage (VDS(MAX))

All MOSFETs must be chosen with an appropriate $V_{D S}$ rating to handle all $\mathrm{V}_{\mathrm{IN}}$ voltage conditions.

## Current Capability

The n-channel MOSFETs must deliver the average current to the load and the peak current during switching. Choose MOSFETs with the appropriate average current at $\mathrm{V}_{\mathrm{GS}}=4.5 \mathrm{~V}$, or $\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\text {EXTVCC }}$ when the internal linear regulator is bypassed. For load currents below approximately 3A, dual MOSFETs in a single package can be an economical solution. To reduce switching noise for smaller MOSFETs, use a series resistor in the BST_ path and additional gate capacitance. Contact the factory for guidance using gate resistors.

High-Efficiency 2.2MHz, 36V, Dual Buck Controller with $17 \mu \mathrm{~A}$ Quiescent Current

## Current-Sense Measurement

For the best current-sense accuracy and overcurrent protection, use a $\pm 1 \%$ tolerance current-sense resistor between the inductor and output, as shown in Figure 1A. This configuration constantly monitors the inductor current, allowing accurate current-limit protection. Use lowinductance current-sense resistors for accurate measurement.
Alternatively, high-power applications that do not require highly accurate current-limit protection can reduce the overall power dissipation by connecting a series RC circuit across the inductor (see Figure 1B) with an equivalent time constant:

$$
\mathrm{R}_{\mathrm{CSHL}}=\left(\frac{\mathrm{R} 2}{\mathrm{R} 1+\mathrm{R} 2}\right) \mathrm{R}_{\mathrm{DCR}}
$$

and:

$$
\mathrm{R}_{\mathrm{DCR}}=\frac{\mathrm{L}}{\mathrm{C}_{\mathrm{EQ}}}\left(\frac{1}{\mathrm{R} 1}+\frac{1}{\mathrm{R} 2}\right)
$$

where $\mathrm{R}_{\mathrm{CSHL}}$ is the required current-sense resistor and $R_{D C R}$ is the inductor's series DC resistor. Use the inductance and $R_{D C R}$ values provided by the inductor manufacturer. If DCR sense is the preferred currentsense method, the recommended resistor value for R1 (Figure 1B) should be less than $1 \mathrm{k} \Omega$.
Carefully observe the PCB layout guidelines to ensure the noise and DC errors do no corrupt the differential current-sense signals seen by CS_ and OUT_. Place the sense resistor close to the device with short, direct traces, making a Kelvin-sense connection to the current-sense resistor.

## Input Capacitor in Buck Converters

The discontinuous input current of the buck converters cause large input ripple currents and therefore the input capacitor must be carefully chosen to withstand the input ripple current and keep the input-voltage ripple within design requirements. The $180^{\circ}$ ripple phase operation increases the frequency of the input-capacitor ripple current to twice the individual converter switching frequency. When using ripple phasing, the worst-case input-capacitor ripple current is when the converter with the highest output current is on.
The input-voltage ripple is composed of $\Delta \mathrm{V}_{\mathrm{Q}}$ (caused by the capacitor discharge) and $\Delta V_{E S R}$ (caused by the ESR of the input capacitor). The total voltage ripple is the sum of $\Delta V_{Q}$ and $\Delta V_{E S R}$ that peaks at the end of an on-cycle.

B) LOSSLESS INDUCTOR SENSING

Figure 1. Current-Sense Configurations

Calculate the input capacitance and ESR required for a specific ripple using the following equation:

$$
\begin{aligned}
& \operatorname{ESR}[\Omega]=\frac{\Delta \mathrm{V}_{\mathrm{ESR}}}{\left(\operatorname{lOAD}(\mathrm{MAX})+\frac{\Delta \mathrm{l}_{\mathrm{P}-\mathrm{P}}}{2}\right)} \\
& \mathrm{C}_{\operatorname{IN}}[\mu \mathrm{F}]=\frac{\mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})} \times\left(\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{IN}}}\right)}{\left(\Delta \mathrm{V}_{\mathrm{Q}} \times f_{S W}\right)}
\end{aligned}
$$

where:

$$
\Delta_{\mathrm{I}-\mathrm{P}}=\frac{\left(\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {OUT }}\right) \times \mathrm{V}_{\text {OUT }}}{\mathrm{V}_{\text {IN }} \times f_{\text {SW }} \times \mathrm{L}}
$$

$\mathrm{I}_{\text {LOAD (MAX) }}$ is the maximum output current in $\mathrm{A}, \Delta \mathrm{I}_{\mathrm{P}-\mathrm{P}}$ is the peak-to-peak inductor current in A, fSW is the switching frequency in MHz , and L is the inductor value in $\mu \mathrm{H}$.
The internal 5 V linear regulator (BIAS) includes an output UVLO with hysteresis to avoid unintentional chattering during turn-on. Use additional bulk capacitance if the input source impedance is high. At lower input voltage, additional input capacitance helps avoid possible undershoot below the undervoltage-lockout threshold during transient loading.

## Output Capacitor in Buck Converters

The actual capacitance value required relates to the physical size needed to achieve low ESR, as well as to the chemistry of the capacitor technology. The capacitor is usually selected by ESR and the voltage rating rather than by capacitance value.
When using low-capacity filter capacitors, such as ceramic capacitors, size is usually determined by the capacity needed to prevent $V_{\text {SAG }}$ and $V_{\text {SOAR }}$ from causing problems during load transients. Generally, once enough capacitance is added to meet the overshoot requirement, undershoot at the rising load edge is no longer a problem (see the Transient Considerations section). However, low-capacity filter capacitors typically have high-ESR zeros that can affect the overall stability.
The total voltage sag ( $\mathrm{V}_{\mathrm{SAG}}$ ) can be calculated as follows:

$$
\begin{aligned}
\mathrm{V}_{\mathrm{SAG}}= & \frac{\mathrm{L}\left(\Delta \mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX}))^{2}}^{2 \mathrm{C}_{\mathrm{OUT}}\left(\left(\mathrm{~V}_{\text {IN }} \times \mathrm{D}_{\mathrm{MAX}}\right)-\mathrm{V}_{\mathrm{OUT}}\right)}\right.}{} \\
& +\frac{\Delta \mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})}(\mathrm{t}-\Delta \mathrm{t})}{\mathrm{C}_{\mathrm{OUT}}}
\end{aligned}
$$

High-Efficiency 2.2MHz, 36V, Dual Buck Controller with $17 \mu \mathrm{~A}$ Quiescent Current

The amount of overshoot (VSOAR) during a full-load to no-load transient due to stored inductor energy can be calculated as:

$$
\mathrm{V}_{\mathrm{SOAR}} \approx \frac{\left(\Delta \mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})}\right)^{2} \mathrm{~L}}{2 \mathrm{C}_{\mathrm{OUT}} \mathrm{~V}_{\mathrm{OUT}}}
$$

## ESR Considerations

The output-filter capacitor must have low enough equivalent series resistance (ESR) to meet output ripple and load-transient requirements, yet have high enough ESR to satisfy stability requirements. When using high-capacitance, low-ESR capacitors, the filter capacitor's ESR dominates the output-voltage ripple, so the output capacitor's size depends on the maximum ESR required to meet the output-voltage ripple ( $\mathrm{V}_{\text {RIPPLE(P-P) }}$ ) specifications:

$$
V_{R I P P L E(P-P)}=E S R \times I_{\text {LOAD(MAX })} \times \operatorname{LIR}
$$

In standby mode, the inductor current becomes discontinuous, with peak currents set by the idle-mode current-sense threshold (VCS,SKIP $=26 \mathrm{mV}$ (typ)).

## Transient Considerations

The output capacitor must be large enough to absorb the inductor energy while transitioning from no-load to full-load condition without tripping the overvoltage fault protection. The total output voltage sag is the sum of the voltage sag while the inductor is ramping up, and the voltage sag before the next pulse can occur. Therefore:

$$
\begin{aligned}
\mathrm{C}_{\text {OUT }}= & \frac{\mathrm{L}\left(\Delta \mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})}\right)^{2}}{2 \mathrm{~V}_{\mathrm{SAG}}\left(\mathrm{~V}_{\text {IN }} \times \mathrm{D}_{\mathrm{MAX}}-\mathrm{V}_{\text {OUT }}\right)} \\
& +\frac{\Delta \mathrm{I}_{\mathrm{LOAD}(\mathrm{MAX})}(\mathrm{t}-\Delta \mathrm{t})}{\mathrm{V}_{\mathrm{SAG}}}
\end{aligned}
$$

where $D_{\text {MAX }}$ is the maximum duty factor (approximately $95 \%$ ), L is the inductor value in $\mu \mathrm{H}, \mathrm{C}_{\text {OUT }}$ is the output capacitor value in $\mu \mathrm{F}, \mathrm{t}$ is the switching period ( $1 / \mathrm{fsw}$ ) in $\mu \mathrm{s}$, and $\Delta \mathrm{t}$ equals $\left(\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}\right) \times \mathrm{t}$.
The IC uses a peak current-mode-control scheme that regulates the output voltage by forcing the required current through the external inductor, so the controller uses the voltage drop across the DC resistance of the inductor or the alternate series current-sense resistor to measure the inductor current. Current-mode control eliminates the double pole in the feedback loop caused by the inductor and output capacitor, resulting in a smaller phase shift and requiring less elaborate error-amplifier
compensation than voltage-mode control. A single series resistor $\left(\mathrm{R}_{\mathrm{C}}\right)$ and capacitor $\left(\mathrm{C}_{\mathrm{C}}\right)$ is all that is required to have a stable, high-bandwidth loop in applications where ceramic capacitors are used for output filtering (see Figure 2). For other types of capacitors, due to the higher capacitance and ESR, the frequency of the zero created by the capacitance and ESR is lower than the desired closed-loop crossover frequency. To stabilize a nonceramic output capacitor loop, add another compensation capacitor ( $C_{F}$ ) from COMP to AGND to cancel this ESR zero.
The basic regulator loop is modeled as a power modulator, output feedback-divider, and an error amplifier, as shown in Figure 2. The power modulator has a DC gain set by $g_{m c} \times R_{\text {LOAD }}$, with a pole and zero pair set by RLOAD, the output capacitor (COUT), and its ESR. The loop response is set by the following equations:

$$
\mathrm{GAIN}_{\mathrm{MOD}(\mathrm{dc})}=\mathrm{g}_{\mathrm{mc}} \times \mathrm{R}_{\mathrm{LOAD}}
$$

where $R_{\text {LOAD }}=V_{\text {OUT }} / l_{\text {LOUT }}(M A X)$ in $\Omega$ and $g_{m c}=1 /\left(\mathrm{A}_{\mathrm{V}} \mathrm{CS}\right.$ $x R_{D C}$ ) in $S . A_{V} C S$ is the voltage gain of the current-sense amplifier and is typically $11 \mathrm{~V} / \mathrm{N} . \mathrm{R}_{\mathrm{DC}}$ is the DC resistance of the inductor or the current-sense resistor in $\Omega$.
In a current-mode step-down converter, the output capacitor and the load resistance introduce a pole at the following frequency:

$$
\mathrm{f}_{\mathrm{pMOD}}=\frac{1}{2 \pi \times \mathrm{C}_{\mathrm{OUT}} \times \mathrm{R}_{\mathrm{LOAD}}}
$$

The unity-gain frequency of the power stage is set by Cout and $\mathrm{gmc}_{\mathrm{m}}$ :

$$
\mathrm{f}_{\mathrm{UGAINPMOD}}=\frac{\mathrm{g}_{\mathrm{mc}}}{2 \pi \times \mathrm{C}_{\mathrm{OUT}}}
$$

The output capacitor and its ESR also introduce a zero at:

$$
\mathrm{f}_{\mathrm{zMOD}}=\frac{1}{2 \pi \times \mathrm{ESR} \times \mathrm{C}_{\mathrm{OUT}}}
$$

When Cout is composed of " $n$ " identical capacitors in parallel, the resulting COUT $=n \times C_{O U T}(E A C H)$, and ESR $=\mathrm{ESR}_{(\mathrm{EACH})} / \mathrm{n}$. Note that the capacitor zero for a parallel combination of alike capacitors is the same as for an individual capacitor.
The feedback voltage-divider has a gain of GAIN FB $=$ $\mathrm{V}_{\mathrm{FB}} / \mathrm{V}_{\text {OUT }}$, where $\mathrm{V}_{\mathrm{FB}}$ is 1 V (typ).
The transconductance error amplifier has a DC gain of $\operatorname{GAIN}_{\mathrm{EA}(\mathrm{DC})}=g_{m, E A} \times$ ROUT,EA, where $g_{m, E A}$ is the error-amplifier transconductance, which is $470 \mu \mathrm{~S}$ Controller with $17 \mu \mathrm{~A}$ Quiescent Current
(typ), and ROUT,EA is the output resistance of the error amplifier, which is $2.2 \mathrm{M} \Omega$ (typ) (see the Electrical Characteristics table.)

A dominant pole ( $f_{d p E A}$ ) is set by the compensation capacitor ( $\mathrm{C}_{\mathrm{C}}$ ) and the amplifier output resistance ( $R_{\text {OUT,EA }}$ ). A zero (fZEA) is set by the compensation resistor $\left(\mathrm{R}_{\mathrm{C}}\right)$ and the compensation capacitor $\left(\mathrm{C}_{\mathrm{C}}\right)$. There is an optional pole (fPEA) set by $C_{F}$ and $R_{C}$ to cancel the output capacitor ESR zero if it occurs near the crossover frequency ( $\mathrm{f}_{\mathrm{C}}$, where the loop gain equals $1(0 \mathrm{~dB})$ ). Thus:

$$
\begin{gathered}
\mathrm{f}_{\mathrm{dpEA}}=\frac{1}{2 \pi \times \mathrm{C}_{\mathrm{C}} \times\left(\mathrm{R}_{\mathrm{OUT}, \mathrm{EA}}+\mathrm{R}_{\mathrm{C}}\right)} \\
\mathrm{f}_{\mathrm{zEA}}=\frac{1}{2 \pi \times \mathrm{C}_{\mathrm{C}} \times \mathrm{R}_{\mathrm{C}}} \\
\mathrm{f}_{\mathrm{pEA}}=\frac{1}{2 \pi \times \mathrm{C}_{\mathrm{F}} \times R_{\mathrm{C}}}
\end{gathered}
$$

The loop-gain crossover frequency ( $\mathrm{f}_{\mathrm{C}}$ ) should be set below $1 / 15$ th the switching frequency and much higher than the power-modulator pole ( $\mathrm{f}_{\mathrm{pMOD}}$ ). Select a value for $\mathrm{f}_{\mathrm{C}}$ in the range:

$$
\mathrm{f}_{\mathrm{pMOD}} \ll \mathrm{f}_{\mathrm{C}} \leq \frac{\mathrm{f}_{\mathrm{SW}}}{15}
$$

At the crossover frequency, the total loop gain must be equal to 1. Therefore:

$$
\begin{gathered}
\operatorname{GAIN}_{\mathrm{MOD}\left(\mathrm{f}_{\mathrm{C}}\right)} \times \frac{\mathrm{V}_{\mathrm{FB}}}{\mathrm{~V}_{\mathrm{OUT}}} \times \mathrm{GAIN}_{\mathrm{EA}\left(\mathrm{f}_{\mathrm{C}}\right)}=1 \\
\operatorname{GAIN}_{\mathrm{EA}\left(\mathrm{f}_{\mathrm{C}}\right)}=\mathrm{g}_{\mathrm{m}, \mathrm{EA}} \times \mathrm{R}_{\mathrm{C}} \\
\operatorname{GAIN}_{\mathrm{MOD}\left(\mathrm{f}_{\mathrm{C}}\right)}=\operatorname{GAIN}_{\mathrm{MOD}(\mathrm{dc})} \times \frac{\mathrm{f}_{\mathrm{pMOD}}}{\mathrm{f}_{\mathrm{C}}}
\end{gathered}
$$

Therefore:

$$
\mathrm{GAIN}_{\mathrm{MOD}\left(\mathrm{f}_{\mathrm{C}}\right)} \times \frac{\mathrm{V}_{\mathrm{FB}}}{\mathrm{~V}_{\mathrm{OUT}}} \times \mathrm{GAIN}_{\mathrm{EA}\left(\mathrm{f}_{\mathrm{C}}\right)}=1
$$

Solving for $\mathrm{R}_{\mathrm{C}}$ :

$$
\mathrm{R}_{\mathrm{C}}=\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~g}_{\mathrm{m}, \mathrm{EA}} \times \mathrm{V}_{\mathrm{FB}} \times \mathrm{GAIN}_{\mathrm{MOD}\left(\mathrm{f}_{\mathrm{C}}\right)}}
$$

Set the error-amplifier compensation zero formed by $\mathrm{R}_{\mathrm{C}}$ and $C_{C}$ at the $f_{p M O D}$. Calculate the value of $C_{C}$ as follows:

$$
\mathrm{C}_{\mathrm{C}}=\frac{1}{2 \pi \times \mathrm{f}_{\mathrm{pMOD}} \times \mathrm{R}_{\mathrm{C}}}
$$

If $\mathrm{f}_{\mathrm{ZMOD}}$ is less than $5 \mathrm{xf} \mathrm{f}_{\mathrm{C}}$, add a second capacitor $\left(\mathrm{C}_{\mathrm{F}}\right)$ from COMP to $A G N D$. The value of $C_{F}$ is:

$$
C_{F}=\frac{1}{2 \pi \times f_{Z M O D} \times R_{C}}
$$

As the load current decreases, the modulator pole also decreases; however, the modulator gain increases accordingly and the crossover frequency remains the same.

The following is a numerical example to calculate the compensation network component values of Figure 2:

- $A_{V}$ _CS $=11 \mathrm{~V} / \mathrm{V}$
- $R_{D C R}=15 \mathrm{~m} \Omega$
- $g_{m c}=1 /\left(A_{V} \_c S \times R_{D C}\right)=1 /(11 \times 0.015)=6.06$
- $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}$
- IOUT(MAX) $=5.33 \mathrm{~A}$
- $\mathrm{R}_{\text {LOAD }}=\mathrm{V}_{\text {OUT }} / \mathrm{I}_{\text {OUT }}(\mathrm{MAX})=5 \mathrm{~V} / 5.33 \mathrm{~A}=0.9375 \Omega$
- Cout $=2 \times 47 \mu \mathrm{~F}=94 \mu \mathrm{~F}$
- $E S R=9 \mathrm{~m} \Omega / 2=4.5 \mathrm{~m} \Omega$
- f SW $=0.403 \mathrm{MHz}$

$$
\begin{gathered}
\mathrm{GAIN}_{\mathrm{MOD}(\mathrm{dc})}=6.06 \times 0.9375=5.68 \\
\mathrm{f}_{\mathrm{pMOD}}=\frac{1}{2 \pi \times 94 \mu \mathrm{~F} \times 0.9375} \approx 1.8 \mathrm{kHz} \\
\mathrm{f}_{\mathrm{pMOD}} \ll \mathrm{f}_{\mathrm{C}} \leq \frac{\mathrm{f}_{\mathrm{SW}}}{15} \\
1.8 \mathrm{kHz} \ll \mathrm{f}_{\mathrm{C}} \leq 80.6 \mathrm{kHz}
\end{gathered}
$$

select $\mathrm{f}_{\mathrm{C}}=25 \mathrm{kHz}$ :

$$
\mathrm{f}_{\mathrm{zMOD}}=\frac{1}{2 \pi \times 4.5 \mathrm{~m} \Omega \times 94 \mu \mathrm{~F}} \approx 376 \mathrm{kHz}
$$

since $f_{Z M O D}>f_{C}$ :

- $R_{C} \approx 25 \mathrm{k} \Omega$
- $C_{C} \approx 3.3 n F$
- $C_{F} \approx 18 p F$


Figure 2. Compensation Network

## Applications Information

## Layout Recommendations

Careful PCB layout is critical to achieve low switching losses and clean, stable operation. The switching power stage requires particular attention (see Figure 3). If possible, mount all the power components on the top side of the board, with their ground terminals flush against one another. Follow these guidelines for good PCB layout:

- Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation.
- Keep the power traces and load connections short. This practice is essential for high efficiency. Using thick copper PCBs (2oz vs. 1oz) can enhance full load efficiency by 1\% or more.
- Minimize current-sensing errors by connecting CS_ and OUT_. Use kelvin sensing directly across the currentsense resistor (RSENSE_). A high-frequency filter is required if operating above 1.8 MHz . The recommended RC filter values are 20 /100pF. Refer to the MAX20034 EV kit data sheet schematic for details.
- Route high-speed switching nodes (BST_, LX_, DH_, and DL ) away from sensitive analog areas (FB_, CS_, and OUT_).


## Layout Procedure

1) Place the power components first, with ground terminals adjacent (low-side FET, $\mathrm{C}_{\text {IN }}, \mathrm{C}_{\text {OUt_ }}$, and Schottky). If possible, make all these connections on the top layer with wide, copper-filled areas.
2) Mount the controller IC adjacent to the low-side MOSFET, preferably on the back side opposite DL_ and DH_ to keep LX_, PGND, DH_, and the DL_ gate drive lines short and wide. The DL_ and DH_ gate traces must be short and wide ( 50 mils to 100 mils wide if the MOSFET is 1 in from the controller IC) to keep the driver impedance low and for proper adaptive dead-time sensing.
3) Group the gate-drive components (BST_ diode and capacitor and LDO bypass capacitor BIAS) together near the controller IC. Be aware that gate currents of up to 1 A flow from the bootstrap capacitor to BST_,
from $\mathrm{DH}_{-}$to the gate of the external HS switch and from the LX_ pin to the inductor. Up to 100 mA of current flow from the BIAS capacitor through the bootstrap diode to the bootstrap capacitor. Dimension those traces accordingly.
4) Make the DC-DC controller ground connections as shown in Figure 3. This diagram can be viewed as having two separate ground planes: power ground, where all the high-power components go; and an analog ground plane for sensitive analog components. The analog ground plane and power ground plane must meet only at a single point directly under the IC.
5) Connect the output-power planes directly to the outputfilter capacitor positive and negative terminals with multiple vias. Place the entire DC-DC converter circuit as close as possible to the load.


Figure 3. Layout Example

## Typical Operating Circuit


*DCR SENSE IS ALSO AN OPTION.

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE | V $_{\text {OUT }}$ |  | SPREAD |
| :--- | :---: | :--- | :---: | :---: | :---: |
|  |  |  | ADJUSTABLE | FIXED | SPECTRUM |
| MAX20034ATIR/VY+ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28 TQFN-EP** | 1 V to 10 V | $5 \mathrm{~V} / 3.3 \mathrm{~V}$ | Off |
| MAX20034ATIS $/ \mathrm{VY}+$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 28 TQFN-EP** | 1 V to 10 V | $5 \mathrm{~V} / 3.3 \mathrm{~V}$ | On |

$/ V$ denotes an automotive qualified part.
+Denotes a lead(Pb)-free/RoHS-compliant package.
**EP = Exposed pad.
Chip Information
PROCESS: BiCMOS

## Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $9 / 17$ | Initial release | - |
| 1 | $2 / 18$ | Removed future product status from MAX20034ATIR/VY+ in Ordering Information | 23 |
| 2 | $4 / 18$ | Updated the Simplified Block Diagram, TOC01-TOC02, TOC08, TOC11-TOC12, <br> TOC23, Pin Description table, and the Inductance and Transient Considerations section. | $2,6-7,9,11$, <br> $15,19-20$ |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Controllers category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
AZ7500EP-E1 NCP1218AD65R2G NCP1234AD100R2G NCP1244BD065R2G NCP1336ADR2G NCP6153MNTWG NCP81205MNTXG SJE6600 SMBV1061LT1G SG3845DM NCP4204MNTXG NCP6132AMNR2G NCP81102MNTXG NCP81203MNTXG NCP81206MNTXG NX2155HCUPTR UBA2051C MAX8778ETJ+ NTBV30N20T4G NCP1240AD065R2G NCP1240FD065R2G NCP1361BABAYSNT1G NTC6600NF TC105333ECTTR NCP1230P100G NCP1612BDR2G NX2124CSTR SG2845M NCP81101MNTXG IFX81481ELV NCP81174NMNTXG NCP4308DMTTWG NCP4308DMNTWG NCP4308AMTTWG NCP1251FSN65T1G NCP1246BLD065R2G NTE7154 NTE7242 LTC7852IUFD-1\#PBF LTC7852EUFD-1\#PBF MB39A136PFT-G-BNDERE1 NCP1256BSN100T1G LV5768V-A-TLM-E NCP1365BABCYDR2G NCP1365AABCYDR2G MCP1633T-E/MG NCV1397ADR2G AZ494AP-E1 UTC3843D XDPL8219XUMA1

