General Description

The MAX20094/MAX20095 ICs combine a configurable constant-current/constant-voltage (CC/CV) battery charger with a high-efficiency synchronous boost controller to supply critical systems in the event the primary power source is lost. In addition, diagnostic features are available to check battery state-of-health (SOH) and IC functionality. Charging thresholds and the boost output voltage are configurable to support popular battery chemistries and a wide range of cell counts. To support system integration, the ICs have an I²C slave port through which configuration and status bits can be accessed.

Switching frequency of 2.2MHz also helps to reduce system cost by minimizing inductor size. The ICs also include a precision battery SOH check and have built-in functionality to minimize leakage current out of the backup battery (BUB).

The MAX20094/MAX20095 are available in a 28-pin (5mm x 5mm) side-wettable TQFN package and are AECQ-100 qualified.

Applications

- Automotive Telematics Battery Backup
- **Single or Multicell Battery-Backup Systems**

Benefits and Features

- Efficient Solution
	- Minimum 2V Sync Boost with n-Channel FET **Control**
	- Skip Mode Guarantees > 50% Efficiency at 1mA
- Multiple Functions to Enable Small Solution Size
	- 3V to 6V CC/CV Battery Charger
	- I 2C-Settable Charging Current Up to 1A
	- I 2C-Selectable CV Voltage and CC Current Levels
	- Gate-Driver Output for p-Channel Load Disconnect
	- Backup Battery Switchover-Trigger Signal
- State-of-Health for Backup Battery Monitoring
	- I²C Interface Diagnostics and Control Interface • Accurate Internal Current Sink for Battery
	- Impedance Measurement • Analog Readout of Internal Sink Current from Backup Battery
	- Remote Sense for BATT_ Voltage Measurement
- Robust for Automotive Environment
	- \cdot 3.5V to 36V V_{IN} (40V Load-Dump Tolerant)
	- < 1μA Leakage for Pins Connected to the Battery
	- -40°C to +125°C Operating Temperature Range
	- 28-Pin, Side-Wettable TQFN Package Enables Optical Inspection

Ordering Information appears at end of data sheet.

Simplified Block Diagram

Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for *extended periods may affect device reliability.*

Package Information

28-Pin (5mm x 5mm x 0.75mm) Side-Wettable TQFN

For the latest package outline information and land patterns (footprints), go to *www.maximintegrated.com/packages*. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to *www.maximintegrated.com/ thermal-tutorial*.

Electrical Characteristics

Electrical Characteristics (continued)

Electrical Characteristics (continued)

Electrical Characteristics (continued)

Electrical Characteristics (continued)

Electrical Characteristics (continued)

(V_{SUP1} = 4V, V_{SUP2} = 14V, V_{BATTP} = V_{BATTS} = 3.5V, T_A = T_J = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 1)

Note 1: Limits are 100% tested at T_A = +25°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.

Note 2: Guaranteed by design; not production tested.

Typical Operating Characteristics

 $(V_{\text{SUP1}} = 4V, V_{\text{SUP2}} = 14V, V_{\text{BATTP}} = V_{\text{BATTS}} = 3.5V, T_A = +25^{\circ}\text{C},$ unless otherwise noted.)

Typical Operating Characteristics (continued)

 $(V_{\text{SUP1}} = 4V, V_{\text{SUP2}} = 14V, V_{\text{BATTP}} = V_{\text{BATTS}} = 3.5V, T_A = +25^{\circ}\text{C}$, unless otherwise noted.)

Typical Operating Characteristics (continued)

 $(V_{\text{SUP1}} = 4V, V_{\text{SUP2}} = 14V, V_{\text{BATTP}} = V_{\text{BATTS}} = 3.5V, T_A = +25^{\circ}\text{C}$, unless otherwise noted.)

Pin Configuration

Pin Description

Pin Description (continued)

Detailed Description

The MAX20094/MAX20095 ICs combine a configurable constant-current/constant-voltage (CC/CV) battery charger, with a high-efficiency synchronous boost controller to supply critical systems in the event the primary power source is lost. In addition, diagnostic features are available to check battery state-of-health (SOH) and IC functionality. Charging thresholds and the boost output voltage are configurable to support popular battery chemistries and a wide range of cell counts. To support system integration, the ICs have an $1²C$ slave port through which configuration and status bits can be accessed.

BIAS Linear Regulator

An internal 5V linear regulator (BIAS) generates a bias supply for the internal circuitry. Bypass BIAS with a 2.2μF or greater ceramic capacitor to guarantee stability under the full-load condition.

The BIAS input undervoltage-lockout (UVLO) circuitry inhibits boost operation, charging, or SOH if the 5V bias supply (BIAS) is below its 2.5V (typ) UVLO falling threshold. Once the 5V bias supply (BIAS) rises above its UVLO rising threshold and the block control logic conditions are met, the ICs are functional.

Block Control Logic

The logic governing the operation of the boost controller, battery charger, and SOH is summarized in Table 1.

Table 1. Block Control Logic

Logic Equations

STATUSB Pin

The STATUSB pin is an open-drain, active-low nMOS output pin that can be used in a shared-interrupt configuration with a μC master, and any number of similarly configured slave devices (using a wired-OR configuration with an external pullup resistor to a suitable supply, typically V_{DDIO}). Under default conditions, the STATUSB pin is active when the boost is actively regulating SUP2. The function of the STATUSB pin can be changed to provide other types of operation using the I2C interface (see the GEN_STATUS and EN_INT registers).

Charger Block

The normal operating mode of the ICs is to maintain charge on the backup battery (BUB). This function is provided by the charger block.

Figure 1. Charger Block Diagram

Charger State Machine Description

Once enabled, the charger operation is governed by a state machine, described below and detailed in **Figure 2**. The real-time operation of the charger can be read back using the CHGR_STATUS (01\h) register.

The charger is held in an OFF state when CONTROL/CHG_EN=0, or START_BIASRDY=0, or the die temperature is above the thermal-shutdown threshold. Once CONTROL/CHG_EN=1, bias has been established (START_BIASRDY=1) and the die temperature is below the thermal-shutdown threshold (START_THMSD=0), the charger moves to standby mode, and a 15μS timer is started, allowing the charger's internal biases and comparators to settle.

The charger remains in standby mode until internal biases are established (based on the startup timer) and supply conditions are checked and found to be valid. The charger returns to standby mode in the event of an invalid supply condition. Supply conditions can be verified in real time using the CHGR_STATUS (01\h) register. A supply

condition alert is also available in GEN_STATUS (02\h).

The charger next moves to a 50mA current-limited charging mode (PREQUAL). The charger remains in this mode until $V_{\rm BUB}$ exceeds $V_{\rm POVTHR}$, which is factory set to 2V. Contact the factory for different settings.

The charger now begins the fast-charging procedure, beginning in a constant-current mode (FAST_CHG_CC). Charge current is programmed using the CHGR CC (05\h) register. The charger remains in fast charging until V_{BUB} exceeds V_{CVTHR} and returns to FAST_CHG_CC if V_{BUB} falls below V_{CVTHR}, which is selected using the CHGR_CV (06\h) register.

When V_{BUB} exceeds V_{CVTHR} , the charger continues charging in a constant-voltage mode (FAST CHG CV). A constant-voltage-mode alert is available in GEN_STATUS (02\h), notifying the user that charging is nearing completion. Once the charger has moved to FAST_CHG_CV mode, the charger current is monitored. If I_{CHG} falls below 50mA, the fast-charging operation is completed and the charger moves to FAST_CHG_DONE mode. The charger remains in this mode until it is disabled by the user (returning to OFF), a supply fault condition occurs (returning to STANDBY), or V_{BUB} falls below $V_{\rm CVTHR}$ - 200mV (returning to FAST CHG CC). After entering the DONE state, a charging-done alert is available in GEN_STATUS (02\h), notifying the user that charging is completed.

If V_{SUP1} and V_{BUB} enter dropout, the charge current is reduced due to the R_{DS(ON)} of the internal MOSFET, and the voltage difference between V_{SLP1} and the battery. If charge current continues to decrease, the ALRT_CV and CHGR_MODE changes to show CV state. Once charge current reduces to 50mA, ALRT_CV remains 1, ALRT_DONE=1, and CHGR_MODE goes to the DONE state. Use the following equation to estimate the amount of headroom required to stay out of dropout at maximum ambient temperature:

V_{Drop} CHG = 1.15 × R_{CHG} MAX \times *I*FAST CHG CC

where R_{CHG} _{MAX} is the maximum value of R_{CHG} from the *Electrical Characteristics* table. When CONTROL/ CHG_EN=0, then CHRG_STATUS/SUP1_UVLO=1. This default condition is due to internal circuitry being turned off to minimize leakage.

EN1B Pin

The EN1B pin is an active-low input port that controls the operation of the charger block. When the EN1B pin is held low, the charger operation is controlled by the I²C interface registers. When pulled high (usually due to an external system fault), the charger is instantly disabled and its internal state machine reset. The charger resumes normal operation once the pin is returned low.

Figure 2. Charger State Machine Diagram

Boost Block

The boost block allows the ICs to maintain a regulated supply voltage on the SUP2 pin using the backup battery (BUB) in the event of a main-battery failure.

The boost is a synchronous current-mode controller with a factory-preset output voltage. The switching frequency is capable of greater than 2MHz. To enable longer battery life, the boost utilizes pulse-frequency modulation (PFM) mode at light load and automatically enters ultra-low I_O standby mode when output voltage is above the required boost voltage. The boost automatically enters awake mode when the output voltage is at or near the required boost voltage, and sends a discrete signal to the host to indicate it has awakened.

Standby Current

The ICs have low standby supply current, as mentioned in the *Electrical Characteristics* table, but still allow for 250μs (max) quick turn-on time once V_{SLIP2} falls below BST_OV_F. I²C settings are held during the low-standby mode. In this mode, MOSFET M3 (see Figure 3) is OFF until the boost's overvoltage (OV) falling threshold triggers, and then it turns ON.

BUBTRIG Pin

BUBTRIG is an active-low, 200ms one-shot CMOS output used to indicate the start of a period of active regulation by the boost block. When the boost is enabled and begins regulating (due to V_{SUP2} falling below the BOOST_OV_F voltage threshold), BUBTRIG is asserted high for 200ms before going low again (even if the boost block continues regulation duties beyond 200ms). BUBTRIG is not asserted again unless the boost block exits active regulation mode and later resumes regulation activity.

Current Limit

A current-sense resistor (R_{CS}), connected to the CSP and CSN pins, sets the current limit of the boost converter. The CS_ input has a voltage trip level (V_{LIMIT}) of 50mV (typ). The low 50mV current-limit threshold reduces the power dissipation in the current-sense resistor. Use a current-sense filter to reduce noise in the current-sense path (see the *Shunt Resistor Selection* section).

Skip Operation

Skip mode is enabled with BST_SKIP=1. The transition from pulse-width modulation (PWM) to skip mode occurs as load current is reduced and LX current drops below zero crossing and eventually reaches t_{ON_MIN}.

Figure 3. Boost Block Diagram

Once zero crossing and one cycle of t_{ON MIN} are reached, the controller enters skip mode. Transition back to PWM mode occurs when there is 480ns of t_{ON} \overline{M} _{IN} and the output voltage stays too low, so PWM control resumes to bring output voltage back into regulation.

State-of-Health Block

The state-of-health (SOH) block (see **Figure 4)** allows the ICs to test the backup battery (BUB) under current-load conditions to aid in determining the condition of the BUB based on output impedance. During the test, the output voltage of the battery, as well as a voltage representation of the current applied, are made available for ADC measurements.

When V_{BUB} is less than 2.5V, the SOH discharger is disabled and the SOH_ILIM status bit is set to 1, indicating that a fault has occurred. The SOH sink current setting is the SOH (07/h) register. SOH is enabled by setting CONTROL/ SOH_EN. Selection between the hardware-default and register-override values are set by CONTROL/SOH_OVR.

AVB Switch

The AVB switch passes the BATTS sense voltage to the AVB pin. This allows voltage monitoring of the BUB. Resistance of the AVB pass switch is defined in the *Electrical Characteristics* table. The AVB switch is controlled by the AVB_EN bit in the 0x04 CONTROL register.

AVI Switch

The AVI switch is an analog output representing the sink current during the SOH measurement. V_{AVI} typically reads 1.5V/A of SOH current. The AVI switch is automatically enabled when SOH is enabled.

I 2C Interface

Communication with the ICs is achieved using an $1²C$ -compatible serial interface. This interface allows the user to configure and monitor the operation of the device.

Figure 4. State-of-Health Block Diagram

Serial Addressing

The I²C port operates as slave devices, which send and receive data through an I²C-/SMBus-compatible 2-wire serial interface. The interface uses a serial-data access (SDA) line and a serial-clock line (SCL) to achieve bidirectional communication between master(s) and slave(s) devices. A master (typically a microcontroller) initiates all data transfers to the port and generates the SCL clock that synchronizes the data transfer.

The SDA line operates as both an input and an open-drain output. The SDA line requires a pullup resistor (4.7kW, typ). The port's SCL line operates only as an input. The SCL line requires a pullup resistor (4.7kW, typ) if there are multiple masters on the 2-wire interface, or if the master in a single-master system has an open-drain SCL output.

Each transmission consists of a START (S) condition sent by a master, followed by the core's 7-bit slave address plus the NOP/W bit, one command/register byte, one data byte, and a STOP (P) condition.

I 2C Bit Transfer

One data bit is transferred during each SCL cycle. The data on SDA must remain stable during the high period of the SCL pulse. Changes in SDA while SCL is high are control signals (see the *I 2C START and STOP Conditions* section).

I 2C START and STOP Conditions

SDA and SCL idle high when the bus is not in use. A master initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA while SCL is high. A START condition from the master signals the beginning of a transmission to the device. The master terminates transmission, and frees the bus, by issuing a STOP condition.

The bus remains active if a Repeated START condition is generated instead of a STOP condition; this is often used in combined-format read operations. See Figure 5 for examples that show the generation and proper use of START (S), STOP (P), and Repeated START (Sr) conditions.

I 2C Acknowledge

The acknowledge bit (ACK) is a clocked 9th bit the device uses for handshake receipt of each byte of data when in write mode. The device pulls down SDA during the entire master-generated 9th clock pulse if the previous byte is successfully received. Monitoring ACK allows the detection of unsuccessful data transfers that occur if a receiving device is busy, or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master retries communication. The master pulls down SDA during the 9th clock cycle to acknowledge receipt of data when the device is in read mode. An acknowledge is sent by the master after each read byte to allow data transfer to continue. A not-acknowledge (NACK) is sent when the master reads the final byte of data from the device, followed by a STOP (P) condition.

Figure 5. I2C Serial-Interface Timing Diagram

I 2C Command and Data Bytes

A command byte follows the slave address. A command byte is typically followed by one or two data bytes unless it is the last byte in the transmission, as would be the case for readback operations (see Figure 5). If data bytes follow the command byte, the command byte indicates the address of the register that should receive the data bytes that follow. The data bytes are stored in a temporary register and then transferred to the appropriate register during the ACK periods between bytes.

I 2C Write Operations

A master device communicates with the device by transmitting the proper slave address, followed by a register/command and data word(s). Each transmit sequence is framed by a START (S) or Repeated START (Sr) condition and a STOP (P) condition. Each byte is 8 bits long and is always followed by an acknowledge (ACK) clock pulse, as shown in Figure 6. The first byte contains the address of the device, with R/W = 0 to indicate a write. The second byte contains the register (or command) to be written, and the third byte contains the data to be written.

I 2C Read Operations

The ICs support standard combined-format I2C read-mode operations. Each receive sequence is again framed by a START (S) or Repeated START (Sr) condition and a STOP (P). Each byte is 8 bits long and is always followed by an ACK clock pulse, as shown in Figure 7. The first byte contains the address of the device, with R/W = 0 to indicate a write. The second byte contains the register that is to be read back. There is now a Repeated START (Sr) condition, followed by the device address, with R/W = 1 to indicate a read and an acknowledge (ACK) clock. The master still has control of the SCL line, but the device takes over the SDA line. The fourth byte in the frame contains the register data readback followed by a STOP (P) condition.

Figure 6. I2C Write Sequence

Figure 7. I2C Read Sequence

Register Map

MAX20094/MAX20095

Register Details

CHIP_ID (0x00)

CHIP ID is a read-only register that provides information on the chip and silicon revision.

CHGR_STATUS (0x01)

CHGR_STATUS is a read only register that provides information on the Charger operating mode and related Supply1 voltage status.

GEN_STATUS (0x02)

GEN_STATUS is a read-only register that provides information on the status and operation of all internal blocks within the ICs. The contents of the GEN_STATUS register can be individually selected for inclusion in the STATUS/INTB interupt term using the EN_INT register.

EN_INT (0x03)

EN_INT is a read/write register that governs the operation of the STATUSB output pin. The content of this register determines which interrupt input terms are included in the interrupt output OR term (e.g., a '1' in an EN_INT register indicates that the corresponding input term is included in the STATUS interrupt output OR term). See the GEN_STATUS register for detailed descriptions of the interrupt terms.

CONTROL (0x04)

CONTROL is a read/write register that enables/disables device features.

CHGR_CC (0x05)

CHGR_CC is a read/write register that sets the fast-charge current during constant-current operation.

CHGR_CV (0x06)

CHGR_CV is a read/write register that sets the charger regulation voltage required to shift to constant-voltage operation.

SOH (0x07)

SOH is a read/write register that sets the user-programmable sink current during state-of-health (SOH) measurements. Enabling of SOH is accomplished by setting CONTROL/SOH_EN. Current selection between hardware-default and register-override values is set by CONTROL/SOH_OVR (Reg03\h, D6 and D5, respectively). Writes to this register are only required to modify the register-override value, REG_ISINK[3:0]. To support dual-current measurements, this register should be written before the override value is used. Readback of the SOH register returns the ISINK[3:0] value currently in use (read only, depending on the value of CONTROL/SOH_OVR), and the user-programmed value of REG_ISINK[3:0] (for verification).

SW_RST (0x08)

SW_RST (software reset) is a write-only register/command that resets the entire part to its original default conditions at the end of the I2C SW_RST transaction (i.e., the data-byte ACK). Execution only occurs if DIN[7:0]=0x00. The effect of a SW_RST is identical to power-cycling the part.

NO_OP (0xFF)

NO_OP (no-operation register) is a read-write register that has no internal effect on the part. If this register is read back, SDA remains zero for I²C readback data. Any attempt to write to this register is ignored, without impact to internal operation.

Register Details

Applications Information

Boost Converter

Boost switching current is sensed by R1 in the *Simplified Block Diagram*. During large loads, the limits of the CSN, CSP, and the headroom available on the amplifier need to be observed. The V_{LIMIT} is shown in the *Electrical Characteristics* table. For a 0.003Ω (typ) sense resistor and 40mV (min) V_{LIMIT}, the peak inductor current is 13.3A. As the BUB is depleted of charge, the CSP pin voltage decreases. When the undervoltage lockout on CSP is disabled, the CSP low voltage for minimum headroom is 1.5V (typ), assuming 100mΩ battery ESR and 3.2V_{BUB}.

Inductor Selection

Duty cycle and frequency are important to calculate the inductor size, as the inductor current ramps up during the on-time of the switch and ramps down during its off-time. A higher switching frequency generally improves transient response and reduces component size; however, if the boost components are used as the input filter components during nonboost operation, low frequency becomes advantageous.

The duty-cycle range of the boost converter depends on the effective input-to-output voltage ratio. In the following calculations, the duty cycle refers to the on-time of the boost MOSFET:

$$
D_{MAX} = \frac{V_{OUT(MAX)} - V_{BUB(MIN)}}{V_{OUT(MAX)}}
$$

or including the voltage drops across the inductor, MOSFET ($V_{ON,FFT}$):

$$
D_{MAX} = \frac{V_{OUT(MAX)} - V_{BUB(MIN)} + V_{OUT} \times R}{V_{OUT(MAX)}}
$$

where:

R=R_{DC}+R_{DSON} M₂+R_{DSON} M₃

The ratio of the inductor peak-to-peak AC current to DC average current (LIR) must be selected first. A good initial value is a 30% peak-to-peak ripple current to average current ratio (LIR = 0.3). The switching frequency, input voltage, output voltage, and elected LIR determine the inductor value as follows:

$$
L[\mu H] = \frac{V_{IN} \times D}{f_{SW}[MHz] \times LIR}
$$

where:

 $D = (V_{\text{OUT}} - V_{\text{IN}})/V_{\text{OUT}}$

 V_{1N} = Typical input voltage

 V_{OUT} = Typical output voltage

 $LIR = 0.3 \times I_{OUT}/1 - D$

Select the inductor with a saturation current rating higher than the peak-switch current limit of the converter:

$$
I_{L, PEAK} > I_{L, MAX} + \frac{\Delta I_{L, RIP, MAX}}{2}
$$

Running a boost converter in continuous-conduction mode introduces a right-half-plane zero into the transfer function. To avoid the effect of this right-half-plane zero, the crossover frequency for the control loop should be ≤ 1/3 x fRHP_ZERO. If faster bandwidth is required, a smaller inductor and higher switching frequency is recommended.

MOSFET Selection

The key selection parameters for choosing the n-channel MOSFET used in the boost converter follow.

Threshold Voltage

The boost's n-channel MOSFET must be a logic-level type with guaranteed on-resistance specifications at V_{GS} = 4.5V.

Current Capability

The n-channel MOSFET must deliver the input current $(I_{IN(MAX)})$:

I IN(MAX) = *I*LOAD(MAX) × *D*MAX 1 − *D*MAX

Choose MOSFETs with the appropriate average current at $V_{GS} = 4.5V$.

Input Capacitor Selection

The BUB provides the voltage on the input and some stability to transients, but can include a wiring harness or series resistance. Add a 10μF, 2.2μF, and 0.1μF X7R ceramic capacitor at the BATTP input of the MAX20094. Review the MAX20094 Evaluation Kit schematic and PCB layout with the factory to optimize the input capacitors.

The input current for the boost converter is continuous and the RMS ripple current at the input capacitor is low. Calculate the minimum input capacitor value and the maximum ESR using the following equations:

$$
C_{\text{BUB}} = \frac{\Delta l_L \times D}{4 \times f_{\text{SW}} \times \Delta V_{\text{Q}}}
$$

$$
\text{ESR} = \frac{\Delta V_{\text{ESR}}}{\Delta l_L}
$$

where:

$$
\Delta I_L = \frac{(V_{\text{BUB}} - V_{\text{DB}}) \times D}{L \times f_{\text{SW}}}
$$

 V_{DS} is the total voltage drop across the external MOSFET, plus the voltage drop across the inductor ESR. Δl_L is the peak-to-peak inductor ripple current as calculated above. $ΔV_O$ is the portion of input ripple due to the capacitor discharge and ΔV_{FSR} is the contribution due to ESR of the capacitor. Assume the input capacitor-ripple contribution due to ESR (ΔV_{ESR}) and capacitor discharge (ΔV_Q) are equal when using a combination of ceramic and aluminum capacitors. During the converter turn-on, a large current is drawn from the input source, especially at a high output-to-input differential.

Output Capacitor Selection

In a boost converter, the output capacitor supplies the load current when the boost MOSFET is on. The required output capacitance is high, especially at higher duty cycles. Also, the output capacitor ESR needs to be low enough to minimize the voltage drop while supporting the load current. Use the following equations to calculate the output capacitor for a specified output ripple. All ripple values are peak-to-peak:

$$
ESR = \frac{\Delta V_{ESR}}{I_{OUT}}
$$

$$
C_{OUT} = \frac{I_{OUT} \times D_{MAX}}{\Delta V_{Q} \times f_{SW}}
$$

 I_{OUT} is the load current in A, f_{SW} is in MHz, C_{OUT} is in μF, ΔV_O is the portion of the ripple due to the capacitor discharge, and ΔV_{ESR} is the contribution due to the ESR of the capacitor. D_{MAX} is the maximum duty cycle at the minimum input voltage. Use a combination of low-ESR ceramic, and high-value low-cost aluminum capacitors for lower output ripple and noise.

Shunt Resistor Selection

The current-sense resistor (R_{CS}), connected between the battery and the inductor, sets the current limit. The CS_ input has a voltage trip level (V_{CS}) of 50mV (typ). Set the current-limit threshold high enough to accommodate the component variations. Use the following equation to calculate the value of R_{CS} :

 R_{CS} = $\frac{V_{CS}}{I_{INIMAD}}$ *I* IN(MAX)

where I_{INIMAX} is the peak current that flows through the MOSFET at full load and minimum V_{IN} .

I IN(MAX)=ILOAD(MAX)/(1−DMAX)

When the voltage produced by this current (through the current-sense resistor) exceeds the current-limit comparator threshold, the MOSFET driver (DL) quickly terminates the on-cycle.

Input Filter for SUP2

An input filter consisting of a 10μF capacitor and 100mΩ resistor is suggested. SUP2 current is approximately 50mA for boost applications in FPWM mode, 300μA in skip mode, and 26μA in standby mode. For charger and SOH applications, SUP2 current is approximately 1mA.

PCB Layout Recommendations

Careful PCB layout is critical to achieve low switching losses and clean, stable operation. The switching power stage requires particular attention (see Figure 5). When possible, mount all power components on the top side of the board, with their ground terminals flush against one another. Follow these guidelines for good PCB layout:

- Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation.
- Keep the power traces and load connections short. This practice is essential for high efficiency. Using thick copper PCBs (2oz vs. 1oz) can enhance full-load efficiency by 1% or more.
- Minimize current-sensing errors by connecting CSP and CSN. Use kelvin sensing directly across the current-sense resistor $(R_{CS}$).
- Route high-speed switching nodes (BST_, LX_, DH_, and DL_) away from sensitive analog areas (SUP2, CSP, and CSN).

PCB Layout Procedure

- Place the power components first, with ground terminals adjacent (low-side FET, C_{IN}, C_{OUT,} and Schottky). If possible, make all these connections on the top layer with wide, copper-filled areas.
- Mount the controller IC adjacent to the low-side MOSFET (preferably on the back side opposite NL_ and NH_) to keep LX, GND, DH_, and the DL_ gate-drive lines short and wide. To keep the driver impedance low, and for proper adaptive dead-time sensing, the DL_ and DH_ gate traces must be short and wide (50 mils to 100 mils), if the MOSFET is 1in from the controller IC.
- Group the gate-drive components (BST diode and capacitor and LDO bypass capacitor, BIAS) together as close as possible to the controller IC. Be aware that gate currents of up to 1A flow from the bootstrap capacitor to BST_, from DH_ to the gate of the external HS switch, and from the LX pin to the inductor. Dimension those traces accordingly.
- Make the DC-DC controller ground connections, as shown in the MAX20094 EV kit component placement guide (see Figure 8). This diagram can be viewed as having two separate ground planes: power ground, where all the high-power components go, and an analog ground plane for sensitive analog components. The analog ground plane and power ground plane must meet only at a single point directly under the IC.
- Connect the output power planes directly to the output filter capacitor's positive and negative terminals with multiple vias, and place the entire DC-DC converter circuit as close as possible to the load.

Figure 8. MAX20094 EV Kit Component Placement Guide/PCB Layout

Ordering Information

/V denotes an automotive qualified part.

+Denotes a lead(Pb)-free/RoHS-compliant package.

(SW) = Side-wettable package.

**EP = Exposed pad.*

*** Future product - contact factory for availability.*

Revision History

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Battery Management](https://www.x-on.com.au/category/semiconductors/integrated-circuits-ics/power-management-ics/battery-management) *category:*

Click to view products by [Maxim](https://www.x-on.com.au/manufacturer/maxim) *manufacturer:*

Other Similar products are found below :

[MP26121DQ-LF-P](https://www.x-on.com.au/mpn/monolithicpowersystems/mp26121dqlfp) [NCP1855FCCT1G](https://www.x-on.com.au/mpn/onsemiconductor/ncp1855fcct1g) [FAN54063UCX](https://www.x-on.com.au/mpn/onsemiconductor/fan54063ucx) [LC05132C01NMTTTG](https://www.x-on.com.au/mpn/onsemiconductor/lc05132c01nmtttg) [SN2040DSQR](https://www.x-on.com.au/mpn/texasinstruments/sn2040dsqr) [ME4075AM5G](https://www.x-on.com.au/mpn/microone/me4075am5g) [AP5054HTCER](https://www.x-on.com.au/mpn/chipown/ap5054htcer) [XPD977B](https://www.x-on.com.au/mpn/fuman/xpd977b) [XPD977B18](https://www.x-on.com.au/mpn/fuman/xpd977b18) [4056H](https://www.x-on.com.au/mpn/fuman/4056h) [DW01](https://www.x-on.com.au/mpn/jsmsemi/dw01) [DW06](https://www.x-on.com.au/mpn/jsmsemi/dw06) [CM1002-UD](https://www.x-on.com.au/mpn/icm/cm1002ud) [CM1002-W](https://www.x-on.com.au/mpn/icm/cm1002w) [CM1002-X](https://www.x-on.com.au/mpn/icm/cm1002x) [CM1002-Y](https://www.x-on.com.au/mpn/icm/cm1002y) [CM1006-B](https://www.x-on.com.au/mpn/icm/cm1006b) [CM1006-Q](https://www.x-on.com.au/mpn/icm/cm1006q) [CM1006-WB](https://www.x-on.com.au/mpn/icm/cm1006wb) [CM1006-LCD](https://www.x-on.com.au/mpn/icm/cm1006lcd) [CM1006-LBD](https://www.x-on.com.au/mpn/icm/cm1006lbd) [CM1006-WF](https://www.x-on.com.au/mpn/icm/cm1006wf) [CM1006-LF](https://www.x-on.com.au/mpn/icm/cm1006lf) [CM1006-WG](https://www.x-on.com.au/mpn/icm/cm1006wg) [CM1006-WH](https://www.x-on.com.au/mpn/icm/cm1006wh) [CM1006-LG](https://www.x-on.com.au/mpn/icm/cm1006lg) [CM1003-S02BD](https://www.x-on.com.au/mpn/icm/cm1003s02bd) [CM1003-S09EA](https://www.x-on.com.au/mpn/icm/cm1003s09ea) [CM1003-S10ED](https://www.x-on.com.au/mpn/icm/cm1003s10ed) [CM1003-S11ED](https://www.x-on.com.au/mpn/icm/cm1003s11ed) [CM1003-S12BC](https://www.x-on.com.au/mpn/icm/cm1003s12bc) [CM1003-S13CC](https://www.x-on.com.au/mpn/icm/cm1003s13cc) [CM1003-S24BC](https://www.x-on.com.au/mpn/icm/cm1003s24bc) [CM1003-S26BC](https://www.x-on.com.au/mpn/icm/cm1003s26bc) [CM1003-WAD](https://www.x-on.com.au/mpn/icm/cm1003wad) [CM1003-BBD](https://www.x-on.com.au/mpn/icm/cm1003bbd) [CM1003-BFD](https://www.x-on.com.au/mpn/icm/cm1003bfd) [CM1003-BND](https://www.x-on.com.au/mpn/icm/cm1003bnd) [CM1003-BLD](https://www.x-on.com.au/mpn/icm/cm1003bld) [CM1003-DAD](https://www.x-on.com.au/mpn/icm/cm1003dad) [CM1003-BMD](https://www.x-on.com.au/mpn/icm/cm1003bmd) [CM1003-BPD](https://www.x-on.com.au/mpn/icm/cm1003bpd) [CM1003-BKD](https://www.x-on.com.au/mpn/icm/cm1003bkd) [CM1003-BAE](https://www.x-on.com.au/mpn/icm/cm1003bae) [CM1003-BHE](https://www.x-on.com.au/mpn/icm/cm1003bhe) [CM1102B-FF](https://www.x-on.com.au/mpn/icm/cm1102bff) [CM1102B-FD](https://www.x-on.com.au/mpn/icm/cm1102bfd) [CM1102B-GD](https://www.x-on.com.au/mpn/icm/cm1102bgd) [CM1112-DAE](https://www.x-on.com.au/mpn/icm/cm1112dae) [CM1112-DBE](https://www.x-on.com.au/mpn/icm/cm1112dbe)