## MUX Switch for USB Type-C Audio Adapter Accessories

## Benefits and Features

- Versatile and Flexible Switch Configurations
- High-Speed USB Data or Audio Switch Paths
- Automatic Impedance Detection in Audio Configurations
- Full Manual Switch Control
- Beyond-the-Rails ${ }^{\text {M }}$ Signal Capability
- Overvoltage Protected Data and Audio Channels
- Two Separate OVLO Blocks
- OVLO Threshold Programmable to $3.37 \mathrm{~V}, 4.00 \mathrm{~V}$, 4.70 V , or 5.00 V
- Negative Voltage Capable Audio Channel
- $\pm 5 \mathrm{~V}$ Audio Signals (Limited by Positive OVLO Threshold)
-     - 100dB THD+N
- -100 dB PSRR at 217 Hz
- High ESD and Surge-Protected USB Type-C Contacts
- $\pm 12 \mathrm{kV}$ HBM
- $\pm 25 \mathrm{~V}$ Surge Capable on USB Type-C Pins
- Minimal Solution size
- $5 \times 5$ Array, 0.4 mm Pitch $2.31 \mathrm{~mm} \times 2.31 \mathrm{~mm}$ WLP


## Absolute Maximum Ratings (Note 2)

All voltages are referenced to AGND unless otherwise noted $V_{C C}$, MIC, SDA, SCL .............................................. 0.3 to +6 V DGND -0.3 to +0.3 V
CC -0.3 to +26 V
SBU1_MG, SBU2_GM, MG_SR,
GM_SR (Note 1)................................................-0.3 to +12 V
MG_SL, GM_SL (MAX20328 Only) (Note 1) .......... -0.3 to +12 V
DP_T, DM_T, DP_B, DM_B (Note 1) ............................. -6 to min
[(LA + 12V, RA + 12V), +12V]
DP_AP1, DM_AP1, DP_AP2, DM_AP2.................... -0.3 to +6 V
LA, RA .........................................................................-6 to +6V
GSNS_L (MAX20328 only) ....................................... - 0.3 to min [+6V, (MG_SL + 0.3V, GM_SL + 0.3V)].

|  |  |
| :---: | :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

Note 1: Surge capable up to $\pm 25 \mathrm{~V}$ (IEC61000-4-5 Connector Class 0 )

## Package Information

| PACKAGE TYPE: $\mathbf{2 5}$ WLP |  |
| :--- | :--- |
| Package Code | W252R2+1 |
| Outline Number | $\underline{21-100208}$ |
| Land Pattern Number | Refer to Application Note 1891 |
| THERMAL RESISTANCE | 5 |
| Junction-to-Ambient Thermal Resistance, <br> Four-Layer Board ( $\theta_{J A}$ ) | $52.43^{\circ} \mathrm{C} / \mathrm{W}$ |

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a " + ", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

## Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise noted. Typical values are at $\left.\mathrm{V}_{\mathrm{CC}}=+3.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)($ Note 2)


## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise noted. Typical values are at $\left.\mathrm{V}_{\mathrm{CC}}=+3.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)($ Note 2$)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Off Leakage Current | IDP_IDM_OFF | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.7 \mathrm{~V}, \mathrm{EN}=0, \\ & \mathrm{~V}_{\mathrm{DP}} / \mathrm{DM}=2.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {LA/RA }}=\mathrm{V}_{\mathrm{DP} \text { _AP_/DM_AP_}}=0 \mathrm{~V} \end{aligned}$ | -0.5 | +0.5 | +1.5 | $\mu \mathrm{A}$ |
| On Leakage Current | IDP_/DM_ON | Data Channel Closed <br> $\mathrm{V}_{\mathrm{CC}}=3.7 \mathrm{~V}, \mathrm{EN}=1$, <br> $V_{D P /} / D M_{-}=2.5 \mathrm{~V}$, <br> VDP_AP_/DM_AP_ $=$ Floating <br> $V_{\text {LA/RA }}=0 \mathrm{~V}$ | -0.7 | +0.4 | +1.5 | $\mu \mathrm{A}$ |
|  | ILA/RA_ON | Audio Channel Closed <br> $\mathrm{V}_{\mathrm{CC}}=3.7 \mathrm{~V}, \mathrm{EN}=1$, <br> $V_{\text {LA/RA }}=2.5 \mathrm{~V}$, <br> $V_{\text {DP_/DM_ }}=$ Floating <br> $V_{D P}{ }^{-} A P_{-} / D M_{-} A P_{-}=0 V$ | -0.5 | +0.8 | +2.1 |  |
| Turn-On Time | ton-DP_/DM_ | $\mathrm{V}_{\mathrm{DP} / \mathrm{IM}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega,$ <br> ${ }^{1}{ }^{2} \mathrm{C}$ control , time from last data bit processed to $90 \%$ of final value |  | 50 |  | $\mu \mathrm{s}$ |
| Turn-Off Time | ${ }_{\text {toFF-DP_/DM }}$ | $V_{D P / D M}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{I}^{2} \mathrm{C}$ control, time from last data bit processed to $10 \%$ of initial value |  | 5 |  | $\mu \mathrm{s}$ |
| Output Skew Same Switch | ${ }^{\text {tSKSS }}$ | (Note 6) |  | 40 |  | ps |
| Output Skew Between Switches | ${ }^{\text {tSKBS }}$ | (Note 6) |  | 40 |  | ps |
| Break-Before-Make Time Delay | ${ }_{\text {tBBM }}$ | $R_{L}=50 \Omega$, Time delay between one side of the mux switch opening and the other side closing. |  | 10 |  | $\mu \mathrm{s}$ |
| Bandwidth | BW DP_/DM_ | $\begin{aligned} & B W_{D P / / D M}=0 \mathrm{dBm}, \\ & R_{S}=R_{\mathrm{L}}=\overline{5} 0 \Omega \end{aligned}$ |  | 800 |  | MHz |
| Off Isolation | VISO-DP_/DM_ | $\begin{aligned} & \mathrm{f}=20 \mathrm{~Hz} \text { to } 20 \mathrm{kHz}, \\ & \mathrm{~V}_{\mathrm{D}_{-}}=400 \mathrm{~V}_{\mathrm{Pk}-\mathrm{Pk}}, \mathrm{R}_{\mathrm{L}}=50 \Omega \end{aligned}$ |  | -90 |  | dB |
| Crosstalk (Note 7) | VCT-DP_/DM_ | $\begin{aligned} & f=20 \mathrm{~Hz} \text { to } 20 \mathrm{kHz}, \\ & \mathrm{~V}_{\mathrm{D}_{-}}=400 \mathrm{~V}_{\mathrm{Pk}-\mathrm{Pk}}, R_{\mathrm{L}}=50 \Omega \end{aligned}$ |  | -80 |  | dB |
| THD+N | THDDP_/DM_ | $\begin{aligned} & f=20 \mathrm{~Hz} \text { to } 20 \mathrm{kHz}, \\ & \mathrm{~V}_{\mathrm{D}}=1 \mathrm{~V}_{\mathrm{Pk}-\mathrm{Pk}}, \mathrm{DC} \text { bias }=0 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=32,600 \Omega \end{aligned}$ |  | -100 |  | dB |
| PSRR | PSRRDP_/DM_ | $\begin{aligned} & V_{C C}=3.7 \mathrm{~V}, \mathrm{~V}=400 \mathrm{~m} V_{P k-P k}, \\ & f=217 \mathrm{~Hz}, R_{\mathrm{S}}=R_{\mathrm{L}}=50 \Omega \end{aligned}$ |  | -110 |  | dB |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise noted. Typical values are at $\left.\mathrm{V}_{\mathrm{CC}}=+3.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)($ Note 2$)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LaUdio Current Source | ILA_SRC | MANUAL_IDET $=1$, SET_IDET = 01 | 95 | 100 | 105 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \text { MANUAL_IDET = } 1 \text {, } \\ & \text { SET_IDET = } 10 \end{aligned}$ | 1.05 | 1.1 | 1.15 | mA |
|  |  | $\begin{aligned} & \text { MANUAL_IDET = } 1 \text {, } \\ & \text { SET_IDET = } 11 \end{aligned}$ | 5.25 | 5.5 | 5.75 |  |
| LAUDIO Current Source Ramp Up/Down Time | tramp |  | 43.75 | 50 | 56.25 | ms |
| MIC Bias Detection Threshold | MIC ${ }_{\text {THR }}$ | $\mathrm{V}_{\mathrm{CC}}=3.7 \mathrm{~V}, \mathrm{~V}_{\text {MIC }}$ rising | 450 | 788 | 1150 | mV |
|  | MIC ${ }_{\text {THF }}$ | $\mathrm{V}_{\text {CC }}=3.7 \mathrm{~V}, \mathrm{~V}_{\text {MIC }}$ falling | 350 | 701 | 1100 |  |
|  | MIC ${ }_{\text {TH_HYST }}$ | $\mathrm{V}_{\mathrm{CC}}=3.7 \mathrm{~V}$ |  | 87 |  |  |
| Total Detection Time | ${ }^{\text {D DET }}$ | 3 ramps max detection time |  | 600 |  | ms |
| CC |  |  |  |  |  |  |
| CC Disconnect Detection Threshold | VCC_DD_TH | Audio Accessory mode, Rising | 0.5 |  | 1.4 | V |
| Leakage Current | IL_CC | $\mathrm{CC}=5 \mathrm{~V}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| Time to MIC Open and SBU_ <br> Discharge Time From CC High | tcC_MIC_DIS | $\mathrm{CSBU}_{\text {S }}<2 \mu \mathrm{~F}$ |  | 7 |  | $\mu \mathrm{s}$ |
| SBU TO GROUND (GND SWITCH) |  |  |  |  |  |  |
| Analog Signal Range | $\mathrm{V}_{\text {SBU_G }}$ |  | -0.3 |  | VovLo | V |
| On-Resistance | RON-SBU_G | $\mathrm{V}_{\mathrm{CC}}=3.7 \mathrm{~V}, \mathrm{I}=100 \mathrm{~mA}$ |  | 80 | 150 | $\mathrm{m} \Omega$ |
| PSRR | PSRRSBU_G | $\begin{aligned} & V_{C C}=3.7 \mathrm{~V}, \\ & V_{S B U}=400 \mathrm{mV} V_{P k-P k}, \\ & f=21 \overline{7} H z, R_{S}=R_{L}=50 \Omega \end{aligned}$ |  | -120 |  | dB |
| SBU TO MIC (MIC SWITCH) |  |  |  |  |  |  |
| Analog Signal Range | VSBU_MIC |  | 0 |  | VoVLO | V |
| On Resistance | RON-SBU_MIC | $\mathrm{V}_{\text {CC }}=3.7 \mathrm{~V}, \mathrm{I}=100 \mathrm{~mA}$ |  | 1.7 | 2.9 | $\Omega$ |
| Turn-On Time | ton-SBU_MIC | $\mathrm{V}_{\mathrm{SBU}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega$ <br> ${ }^{2}{ }^{2} \mathrm{C}$ Control, time from last data bit processed to $90 \%$ of final value |  | 20 |  | $\mu \mathrm{s}$ |
| Turn-Off Time | toff-SBU_MIC | $\mathrm{V}_{\mathrm{SBU}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega$, ${ }^{2}{ }^{2} \mathrm{C}$ Control, time from last data bit processed to $10 \%$ of initial value |  | 5 |  | $\mu \mathrm{s}$ |
| Bandwidth | BWSBU_MIC | $V_{S B U_{-}}=0 \mathrm{dBm}, \mathrm{R}_{\mathrm{S}}=\mathrm{R}_{\mathrm{L}}=50 \Omega$ |  | 30 |  | MHz |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise noted. Typical values are at $\left.\mathrm{V}_{\mathrm{CC}}=+3.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)($ Note 2$)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| THD+N | THDSBU_MIC | $500 \mathrm{~m} \mathrm{~V}_{\mathrm{Pk}-\mathrm{Pk}}, \mathrm{DC}$ bias $=2 \mathrm{~V}$ with $2.2 \mathrm{k} \Omega$ to $\mathrm{MIC}, \mathrm{f}=20 \mathrm{~Hz}-20 \mathrm{kHz}$, $R_{L}=600 \Omega$ |  | 100 |  | dB |
| PSRR | PSRRSBU_MIC | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.7 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{SBU}}=400 \mathrm{~m} \mathrm{~V}_{\mathrm{Pk}-\mathrm{Pk}}, \\ & \mathrm{f}=21 \overline{\mathrm{~T}} \mathrm{~Hz}, \mathrm{R}_{\mathrm{S}}=\mathrm{R}_{\mathrm{SL}}=50 \Omega \end{aligned}$ |  | -110 |  | dB |
| Off Isolation | VISO-SBU_MIC | $\begin{aligned} & V_{D_{-}}=400 \mathrm{mV} V_{P k-P k}, f=20 \mathrm{kHz} \\ & R_{L}=50 \Omega \end{aligned}$ |  | -100 |  | dB |
| GROUND SENSE AND UART SWITCHES (GM_SR, GM_SL, MG_SR, MG_SL, TX, RX) |  |  |  |  |  |  |
| Analog Signal Range | $\mathrm{V}_{\text {GM/MG }}$ | Ground sense switches | -0.3 |  | +2.5 | V |
|  | $\mathrm{V}_{\text {UART }}$ | UART switches | -0.3 |  | $\mathrm{V}_{\text {OVLO }}$ |  |
| On Resistance | RON-GSNS_ | $\begin{aligned} & \text { Ground Sense, } \mathrm{V}_{\mathrm{GM}} / \mathrm{MG}_{-}=0 \mathrm{~V} \text {, } \\ & \mathrm{I}_{\text {LOAD }}=100 \mathrm{~mA} \end{aligned}$ |  | 1.8 | 3 | $\Omega$ |
|  | R ${ }_{\text {ON-UART }}$ | UART, ILOAD $=10 \mathrm{~mA}$ |  | 6.5 | 11.5 |  |
| Turn-On Time | ton-GSNS | $\begin{aligned} & \mathrm{V}_{\mathrm{COM}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \\ & \mathrm{I}^{2} \mathrm{C} \text { control } \end{aligned}$ |  | 45 |  | $\mu \mathrm{s}$ |
|  | ton-UART | $\begin{aligned} & \mathrm{V}_{\mathrm{COM}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega, \\ & \mathrm{I}^{2} \mathrm{C} \text { control } \end{aligned}$ |  | 20 |  |  |
| Turn-Off Time | toff-GSNS/ UART | $\mathrm{V}_{\mathrm{COM}}=1.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=50 \Omega$ OVLO event or ${ }^{2}{ }^{2} \mathrm{C}$ control |  | 5 |  | $\mu \mathrm{s}$ |
| Bandwidth | $\mathrm{BW}_{\text {GSNS }}$ | $\mathrm{R}_{\mathrm{S}}=\mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=10 \mathrm{pF}$ |  | 300 |  | MHz |
| Crosstalk | $V_{\text {CT-GSNS }}$ | $\begin{aligned} & V_{C C}=3.7 \mathrm{~V}, R_{S}=R_{L}=50 \Omega \\ & f=20 \mathrm{kHz} \end{aligned}$ |  | -100 |  | dB |
| Off Isolation | VISO-GSNS | $\begin{aligned} & f=20 \mathrm{kHz}, \mathrm{~V}_{\mathrm{D}_{-}}=400 \mathrm{mV} \mathrm{~V}_{\mathrm{Pk}-\mathrm{Pk}} \\ & \mathrm{R}_{\mathrm{L}}=50 \Omega \end{aligned}$ |  | -100 |  | dB |
| THD+N | THD ${ }_{\text {GSNS }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.7 \mathrm{~V}, 10 \mathrm{~m} \mathrm{~V}_{\mathrm{Pk}-\mathrm{Pk}}, \\ & \mathrm{DC} \text { bias }=0 \mathrm{~V}, \mathrm{f}=20 \mathrm{~Hz}-20 \mathrm{kHz}, \\ & \mathrm{R}_{\mathrm{S}}=50 \Omega, \mathrm{R}_{\mathrm{L}}=200 \Omega \end{aligned}$ |  | 0.0004 |  | \% |
| PSRR | $\mathrm{PSRR}_{\text {GSNS }}$ | $\begin{aligned} & V=400 \mathrm{~m} V_{P k-P k}, f=217 \mathrm{~Hz} \\ & R_{S}=R_{L}=50 \Omega \end{aligned}$ |  | -120 |  | dB |
| DIGITAL SIGNALS (SCL, SDA, INT, MAX20328A/MAX20328B ONLY) |  |  |  |  |  |  |
| Output Voltage Low | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\text {SDA }}=4 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output Leakage | lıEAK | $\mathrm{V}_{\text {SDA }}=5.5 \mathrm{~V}$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| Input Voltage High | $\mathrm{V}_{\mathrm{IH}}$ |  | 1.4 |  |  | V |
| Input Voltage Low | $\mathrm{V}_{\mathrm{IL}}$ |  |  |  | 0.5 | V |
| SCL Clock Frequency | $\mathrm{f}_{\text {SCL }}$ |  |  |  | 400 | kHz |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ unless otherwise noted. Typical values are at $\left.\mathrm{V}_{\mathrm{CC}}=+3.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)($ Note 2$)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bus Free Time Between a STOP and START Condition | $t_{\text {buF }}$ |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| START Condition (Repeated) Hold Time | $t_{\text {HD: }}$ STA |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Low Period of SCL Clock | tow |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| High Period of SCL Clock | $\mathrm{t}_{\text {HIGH }}$ |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Setup Time for a Repeated START Condition | tsu:STA |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Data Hold Time | $t_{\text {HD: }}$ DAT |  | 0 |  | 0.9 | $\mu \mathrm{s}$ |
| Data Setup Time | tsu:DAT |  | 100 |  |  | $\mu \mathrm{s}$ |
| Setup Time for a STOP Condition | tsu:STO |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Spike Pulse Widths Suppressed by Input Filter | ${ }_{\text {t }}^{\text {SP }}$ |  |  | 50 |  | ns |
| THERMAL PROTECTION |  |  |  |  |  |  |
| Thermal Shutdown | TSHDN |  |  | 135 |  |  |
| Thermal Hysteresis | THYST |  |  | 20 |  |  |
| ESD PROTECTION |  |  |  |  |  |  |
| HBM |  | DP_T, DM_T, DP_B, DM_B, SBU1_MG, SBU2_GM, MG_SL, MG_SR, GM_SL, GM_SR |  | $\pm 12$ |  | kV |
| Surge |  |  |  | $\pm 25$ |  | V |
| HBM |  | All other pins |  | $\pm 2$ |  | kV |

Note 2: All devices are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. All temperature limits are guaranteed by design.
Note 3: The switch turns off for voltages above $\mathrm{V}_{\text {OVLO }}$, protecting downstream circuits in case a fault condition occurs.
Note 4: $\Delta \mathrm{R}_{\mathrm{ON}}(\mathrm{MAX})=\mathrm{ABS}\left(\mathrm{R}_{\mathrm{ON}} \mathrm{CH}_{1}-\mathrm{R}_{\mathrm{ON}} \mathrm{CH} 2\right)$.
Note 5: Flatness is defined as the difference between the maximum and minimum value of on-resistance, as measured over the specified analog signal range.
Note 6: Guaranteed by design.
Note 7: Between two switches.

## Typical Operating Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=3.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$ unless otherwise noted.)


Typical Operating Characteristics (continued)
$\left(\mathrm{V}_{\mathrm{CC}}=3.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$ unless otherwise noted.)





10 $\mu \mathrm{s}$


## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=3.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$ unless otherwise noted.)


## Typical Operating Characteristics (continued) <br> $\left(\mathrm{V}_{\mathrm{CC}}=3.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$ unless otherwise noted.)




## Typical Operating Characteristics (continued) <br> $\left(\mathrm{V}_{\mathrm{CC}}=3.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$ unless otherwise noted.)


$10 \mu \mathrm{~s}$


MG S BANDWIDTH GSNS AND UART PATHS




## Bump Configurations



## Bump Description

| BUMP |  | NAME |  |
| :---: | :---: | :---: | :--- |
| MAX20328 | MAX20328A/ <br> MAX20328B |  |  |
| A1 | A1 | GM_SR | Analog Ground/MIC Sense Input for Right Audio Channel |
| A2 | - | GSNS_L | Ground Sense Output for Left Audio Channel |
| - | A2 | GSNS | Ground Sense Output |
| A3 | A3 | MG_SR | MIC/Analog Ground Sense Input for Right Audio Channel |
| A4 | A4 | DM_B | DM Bottom Side Data Line of the External USB Type-C Port |
| A5 | A5 | DP_B | DP Bottom Side Data Line of the External USB Type-C Port |
| B1 | - | GM_SL | Analog Ground/MIC Sense Input for Left Audio Channel |
| - | B1 | RX | UART RX Line |
| B2 | - | GSNS_R | Ground Sense Output for Right Audio Channel |
| - | B2 | TX | UART TX Line |
| B3 | B3 | VCC | Power Supply. Bypass to ground with 1 $\mu$ F effective capacitance. |
| B4 | B4 | DM_AP2 | DM Data Line to AP2 |
| B5 | B5 | DP_AP2 | DP Data Line to AP2 |

## Bump Description (continued)

| BUMP |  | NAME |  |
| :---: | :---: | :---: | :--- |
| MAX20328 | MAX20328A/ <br> MAX20328B |  |  |
| C1 | - | MG_SL | MIC/Analog Ground Sense Input for Left Audio Channel |
| - | C1 | $\overline{\text { INT }}$ | Open Drain Output for Interrupt Signaling. Active low. |
| C2 | C2 | SDA | I $^{2}$ C Data Line |
| C3 | C3 | SCL | I2C Clock Line |
| C4 | C4 | LA | Left Audio Channel Output |
| C5 | C5 | RA | Right Audio Channel Output |
| D1 | D1 | CC | CC Line from the External USB Type-C Port |
| D2 | D2 | MIC | MIC Output |
| D3 | D3 | DGND | Digital Ground. Connect DGND and AGND together for correct operation. |
| D4 | D4 | DM_AP1 | DM Data Line to AP1 |
| D5 | D5 | DP_AP1 | DP Data Line to AP1 |
| E1 | E1 | SBU2_GM | Analog Ground/MIC, SBU2 Line |
| E2 | E2 | AGND | Analog Ground Substrate Connection. Connect DGND and AGND <br> together for correct operation. <br> E3$\quad$ E3 |
| E4 | E4 | DBU1_MG | MIC/Analog Ground, SBU1 Line |
| E5 | E5 | DP_T | DM Top Side Data Line of the External USB Type-C Port |
|  | DP Top Side Data Line of the External USB Type-C Port |  |  |

## Block Diagram



Block Diagram (continued)


## Detailed Description

The MAX20328/MAX20328A/MAX20328B are USB Type-C audio interface and protection ICs for use in portable devices. As USB power delivery makes a highvoltage charging solution readily available on Type-C connectors, the data and SBU lines are at risk of shorting to a high bus voltage, causing permanent damage to the portable device.
The MAX20328/MAX20328A/MAX20328B route incoming signals through the USB Type-C data path or audio path based on information received from a Type-C controller IC or the application processor (AP) controller.

The devices offer automatic microphone orientation and impedance detection for audio devices, pop-up noise suppression, and surge protection on pins connected directly to the USB Type-C port.

## Operation

All switches are open until the MAX20328/MAX20328A/ MAX20328B are enabled. To enable the devices, write the EN bit ( $0 \times 06[4]$ ) high. Once enabled, the switches default to the behaviors selected by the MODE[2:0] bits ( $0 \times 06[2: 0]$ ) in automatic mode. See Table 1 and Table 2 for the switch configurations of each $\operatorname{MODE}[2: 0]$ setting.

Table 1. MAX20328 Switch Configurations

|  | SWITCH CONNECTION |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE[2:0] | DP_T | DM_T | DP_B | DM_B | $\begin{aligned} & \text { SBU1 } \\ & \text { _MG } \end{aligned}$ | $\begin{aligned} & \text { SBU2 } \\ & \text { _GM } \end{aligned}$ | MG_SL | MG_SR | GM_SL | GM_SR |
| OFF [000] | OPEN | OPEN | OPEN | OPEN | OPEN | OPEN | OPEN | OPEN | OPEN | OPEN |
| ON A [001] | DP_AP1 | DM_AP1 | DP_AP2 | DM_AP2 | MIC | AGND | OPEN | OPEN | GSNS_L | GSNS_R |
| ON B [010] | DP_AP1 | DM_AP1 | DP_AP2 | DM_AP2 | AGND | MIC | GSNS_L | GSNS_R | OPEN | OPEN |
| Set by 0x0D and $0 \times 0 \mathrm{E}$ [011] | - | - | - | - | - | - | - | - | - | - |
| UART [100] | DP_AP1 | DM_AP1 | DP_AP2 | DM_AP2 | OPEN | OPEN | OPEN | GSNS_R | GSNS_L | OPEN |
| USB [101] | DP_AP1 | DM_AP1 | DP_AP2 | DM_AP2 | OPEN | OPEN | OPEN | OPEN | OPEN | OPEN |
| Audio <br> Accessory | RA | IA | RA | IA | MIC *(1) | AGND <br> *(1) | OPEN <br> *(1) | OPEN <br> *(1) | $\underset{*(1)}{\text { GSNS_L }}$ | GSNS_R <br> *(1) |
| (Dual Ground <br> Sense) [110]* |  |  |  |  | AGND <br> *(2) | MIC <br> *(2) | GSNS_L <br> *(2) | GSNS_R <br> *(2) | OPEN <br> *(2) | OPEN <br> *(2) |
| Audio <br> Accessory <br> (Single | RA | LA | RA | LA | $\begin{gathered} \text { MIC } \\ * \end{gathered}$ | AGND <br> *(1) | OPEN <br> *(1) | OPEN <br> *(1) | $\underset{*(1)}{\text { GSNS_L }}$ | OPEN <br> *(1) |
| Ground Sense) [111]* |  |  |  |  | AGND <br> *(2) | $\underset{*}{\text { MIC }} \text { M) }$ | $\underset{*(2)}{\text { GSNS_L }}$ | OPEN <br> *(2) | OPEN <br> *(2) | OPEN <br> *(2) |

* Controlled by the state machine. Refer to the state diagram of Figure 1.
*(1) When MG_CHK_DIS = 1 OR ADC_CTL $\neq 11$, configuration valid when CC_POS $=0$
*(2) When MG_CHK_DIS = 1 OR ADC_CTL $\neq 11$, configuration valid when CC_POS $=1$

Table 2. MAX20328A/MAX20328B Switch Configurations

| MODE[2:0] | SWITCH CONNECTION |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | DP_T | DM_T | DP_B | DM_B | $\begin{gathered} \text { SBU1 } \\ \text { _MG } \end{gathered}$ | $\begin{aligned} & \text { SBU2 } \\ & \text { _GM } \end{aligned}$ | MG_SL | MG_SR | GM_SL | GM_SR |
| OFF [000] | OPEN | OPEN | OPEN | OPEN | OPEN | OPEN | - | OPEN | - | OPEN |
| ON A [001] | $\begin{aligned} & \mathrm{DP} \\ & \mathrm{AP} 1 \end{aligned}$ | $\begin{aligned} & \mathrm{DM} \\ & \mathrm{AP} 1 \end{aligned}$ | OPEN | OPEN | MIC | AGND | - | TX | - | RX |
| Default Mode [010/011] | - | - | - | - | - | - | - | - | - | - |
| UART [100] | $\begin{aligned} & \mathrm{DP} \\ & \mathrm{AP1} \end{aligned}$ | $\begin{aligned} & \mathrm{DM}- \\ & \mathrm{AP1} \end{aligned}$ | OPEN | OPEN | OPEN | OPEN | - | $\begin{gathered} \text { TX } \\ \text { *(1) } \\ \hline \text { RX } \\ { }^{*}(2) \end{gathered}$ | - | $\begin{gathered} \mathrm{RX} \\ { }^{*}(1) \\ \hline \end{gathered}$ |
| USB [101] | OPEN | OPEN | $\begin{aligned} & \text { DP } \\ & \text { AP2 } \end{aligned}$ | $\begin{aligned} & \mathrm{DM} \\ & \mathrm{AP} 2 \end{aligned}$ | OPEN | OPEN | - | $\begin{gathered} \begin{array}{c} \mathrm{TX} \\ { }^{*}(1) \end{array} \\ \hline \mathrm{RX} \\ { }^{*}(2) \end{gathered}$ | - | $\begin{gathered} \mathrm{RX} \\ { }^{*}(1) \end{gathered}$ |
| Audio Accessory <br> (Single ground sense) $\begin{aligned} & \text { SBU1_MG = MIC } \\ & \text { SBU1_MG = } \\ & \text { AGND [110/111]* } \end{aligned}$ | RA | LA | RA | LA | MIC <br> *(3) <br> AGND* <br> (4) | AGND* <br> (3) <br> MIC <br> *(4) | - | OPEN <br> *(3) <br> GSNS <br> *(4) | - | GSNS <br> *(3) <br> OPEN <br> *(4) |

* Controlled by the state machine. Refer to the state diagram of Figure 1.
*(1) CC_POS = 0
*(2) CC_POS = 1
*(3) When MG_CHK_DIS $=1$ OR ADC_CTL $\neq 11$, configuration valid when CC_POS $=0$
*(4) When MG_CHK_DIS $=1$ OR ADC_CTL $\neq 11$, configuration valid when CC_POS $=1$


## MUX Switch for USB Type-C

Audio Adapter Accessories

## Enable

The MAX20328/MAX20328A/MAX20328B are enabled by default ( $\mathrm{EN}=1$ ). To disable a device, write $\mathrm{EN}=0$ $(0 \times 06[4]=0)$. In the disable state, all switches are open and the devices enter a low-current mode to minimize the
supply current. When a device is disabled, the ADC_VAL register ( $0 \times 01$ ) and bits $0 \times 02[7: 6]$ and $0 \times 02[3: 0]$ are reset to 0 . These bits provide information regarding the audio accessory impedance and microphone orientation. When EN is set to 1 , the device runs through the state machine diagrammed in Figure 1.


Figure 1. Startup State Machine (FSM)

## Pop-Up Noise Suppression

If a 3.5 mm jack is removed from a USB Type-C audio adapter when the adapter is connected to a portable device, pop-up noise may be heard due to the MIC line bias. When the CC pin goes high to signal an audio accessory removal, the MIC/AGND and AGND/MIC switches disconnect from the MIC bias and discharge to ground within $50 \mu \mathrm{~s}$.

## Impedance Detection

The MAX20328/MAX20328A/MAX20328B can perform an impedance detection to measure the impedance of a connected audio accessory or detect an open cable. This function uses a precision, 8 -bit ADC to measure the voltage dropped across the left audio channel while the IDET current source is active. An impedance measurement triggers automatically when EN is set to 1 if ADC_CTL[1:0] $=11$ and follows the state machine in Figure 1. Changing $\operatorname{MODE}[2: 0]$ to 1 xx while the device is enabled also trig-
gers an automatic measurement. If ADC_CTL[1:0] $=01$ or 10 , impedance measurements are manually triggered by writing FORCE_ADC_START high.
When OPEN_DETECT $=1$ ( $0 \times 09[5]$ ), the impedance detection starts with IDET $=100 \mu \mathrm{~A}$. Otherwise, the 1.1 mA and 5.5 mA current sources are used for low impedance detection. Figure 2 details the impedance detection process.

## Current Sources

Three current source values are available for impedance detection. For high impedance audio accessories and open cable detection, a $100 \mu \mathrm{~A}$ source is used. When the accessory impedance is low, i.e. ADC_VAL < HIHS_VAL after EOC goes high, IDET switches to 1.1 mA . For very low impedance accessories, the 1.1 mA source increases to 5.5 mA . The value of the current source used in the latest impedance measurement is available in SET_ IDET[1:0] (0x09[3:2]).


Figure 2.Impedance Detection Process

## ADC Result

When the EOC bit goes high, the ADC result is available in ADC_VAL (register 0x01). The following conversion extracts the channel impedance from ADC_VAL and SET_IDET[1:0]
R = (ADC_VAL[7:0] x 4.746mV) / SET_IDET[1:0]

To account for potential offsets in the ADC and current source values, Table 3 provides the minimum and maximum values the ADC may provide for common headset impedance values.

## Open Cable Check

The MAX20328/MAX20328A/MAX20328B can perform an open cable check during the impedance measurement. If the $100 \mu \mathrm{~A}$ current source detects a high impedance where ADC_VAL > HIHS_VAL, the OPEN_CABLE bit (0x02[3]) goes high to signal the open cable.

## MIC/GND Detection

Because a USB Type-C audio accessory can be inserted in two orientations, it is necessary to identify the MIC and GND lines. After an impedance detection, the state machine determines if the MIC/AGND switches are in the correct orientations. If ADC_VAL is greater than the thresholds set in OMTP_VAL or HIHS_VAL, the switch positions are swapped and the impedance measurement is repeated.

In cases where the 3.5 mm to USB Type-C adapter has a non-standard internal connection of one SBU to ground, there is the potential risk for the MIC line to be shorted to ground. To prevent this situation, the MAX20328/ MAX20328A/MAX20328B can check for the presence of a bias on the MIC line at the end of an automatic impedance detection. When MIC_CHK_DIS $=0(0 \times 07[1])$, the devices check for a bias greater than MICTHR on the MIC line. If no bias is detected, the states of the MIC/AGND switches are swapped immediately after the DEVICE_ READY bit goes high. To prevent the bias check from incorrectly reassigning the switches, a bias voltage must be applied to MIC before running an impedance detection.

## ${ }^{12}$ C Interface

The MAX20328/MAX20328A/MAX20328B use the twowire I2C interface to communicate with a host application processor. The configuration settings and status information provided through this interface are detailed in the register descriptions (Tables 5-19). Both devices use the seven-bit slave address 0b0010101 (0x2A for writes, 0x2B for reads).

## Applications Information

## Applying Signals to an Open Switch

Due to the structure of the DP_/DM_inputs, the switches will not close when a large, high frequency signal is applied to the open terminal. To ensure the desired path closes properly, avoid applying fast signals $>1 \mathrm{~V}$ to the DP_/DM_ pins before closing the switch.

Table 3. ADC to Impedance Range Conversion Guide

| ACCESSORY IMPEDANCE <br> $(\Omega)$ | RESISTOR RANGE ( $\Omega$ ) |  | ADC CODE (HEX) |  | SET_IDET[1:0] |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 16 | 0 | 22.4 | 00 | 1 A | 1 | 1 |
| 32 | 25.0 | 40.6 | 1 D | 2 F | 1 | 1 |
| 64 | 44.9 | 87.2 | 34 | 65 | 1 | 1 |
| 150 | 94.9 | 189.8 | 16 | $2 C$ | 1 | 0 |
| 300 | 211.4 | 431.5 | 31 | 64 | 1 | 0 |
| 600 | 474.6 | 957.8 | 6 E | DE | 1 | 0 |
| 2000 | $1,001.4$ | 12,150 | 15 | FF | 0 | $x$ |

## ${ }^{2}{ }^{2} \mathrm{C}$ Serial Interface

The $I^{2} \mathrm{C}$ serial interface is used to configure the device. Figure 3 shows the $\mathrm{I}^{2} \mathrm{C}$ timing diagram.

## Serial Addressing

When in ${ }^{2}$ C mode, the devices operate as slave devices that send and receive data through an $\mathrm{I}^{2} \mathrm{C}$-compatible 2 -wire interface. The interface uses a serial data line (SDA) and a serial-clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master (typically a microcontroller) initiates all data transfers to and from the MAX20328/MAX20328A/MAX20328B and generates the SCL clock that synchronizes the data transfer. The SDA line operates as both an input and an open drain output. A pullup resistor is required on SDA. The SCL line operates only as an input. A pullup resistor is required on SCL if there are multiple masters on
the 2-wire interface, or if the master in a single-master system has an open drain SCL output. Each transmission consists of a START condition sent by a master, followed by the MAX20328/MAX20328A/MAX20328B 7-bit slave address plus R/W bit, a register address byte, one or more data bytes, and finally a STOP condition.

## Start and Stop Conditions

Both SCL and SDA remain high when the interface is not busy. A master signals the beginning of a transmission with a START (S) condition by transitioning SDA from high to low while SCL is high (Figure 4). When the master has finished communicating with the slave, it issues a STOP (P) condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission.


Figure 3. ${ }^{2}$ ² Timing Diagram.


Figure 4. Start and Stop Conditions

## Bit Transfer

One data bit is transferred during each clock pulse (Figure 5). The data on SDA must remain stable while SCL is high.

## Acknowledge

The acknowledge bit is a clocked 9th bit (Figure 6), which the recipient uses to handshake receipt of each byte of data. Thus, each byte transferred effectively requires 9 bits. The master generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse. The SDA line is stable low during the high period of the clock pulse. When the master is transmitting to the devices, it generates the acknowledge bit because the device is the recipient. When the device is transmitting to the master, the master generates the acknowledge bit because the master is the recipient. If the device does not pull SDA low, a not acknowledge is indicated.

## Slave Address

The devices have a 7-bit slave address. The bit following a 7-bit slave address is the $R / \bar{W}$ bit, which is low for a write command and high for a read command. The slave address for the device is 0b00101011 for read commands and 0b00101010 for write commands. This is summarized in Table 4.

Table 4. I²C Slave Addresses

| ADDRESS FORMAT | VALUE |  |
| :--- | :---: | :---: |
|  | HEX | BINARY |
| 7-BIT SLAVE ADDRESS | $0 \times 15$ | 0010101 |
| WRITE ADDRESS | $0 \times 2 \mathrm{~A}$ | 00101010 |
| READ ADDRESS | 0x2B | 00101011 |



Figure 5. Bit Transfer


Figure 6. Acknowledge

## Bus Reset

The MAX20328/MAX20328A/MAX20328B resets the bus with the ${ }^{2}{ }^{2} \mathrm{C}$ start condition for reads. When the $\mathrm{R} / \overline{\mathrm{W}}$ bit is set to 1, the MAX20328/MAX20328A/MAX20328B transmits data to the master, thus the master is reading from the device.

## Format for Writing

A write to the devices comprises the transmission of the slave address with the $R / \bar{W}$ bit set to zero, followed by at least 1 byte of information. The first byte of information is the register address or command byte. The register address determines which register of the device is to be written by the next byte, if received. If a STOP (P) condition is detected after the register address is received, then the device takes no further action beyond storing the register address. Any bytes received after the register address are data bytes. The first data byte goes into the
register selected by the register address and subsequent data bytes go into subsequent registers (Figure 7). If multiple data bytes are transmitted before a STOP condition, these bytes are stored in subsequent registers because the register addresses auto-increments (Figure 8).

## Format for Reading

The MAX20328/MAX20328A/MAX20328B is read using the internally stored register address as an address pointer, the same way the stored register address is used as an address pointer for a write. The pointer auto-increments after each data byte is read using the same rules as for a write. Thus, a read is initiated by first configuring the register address by performing a write (Figure 9). The master can now read consecutive bytes from the device, with the first data byte being read from the register addressed pointed by the previously written register address (Figure 10). Once the master sounds a NACK, the MAX20328/ MAX20328A/MAX20328B stop sending valid data.


$$
\begin{aligned}
& \mathrm{S}=\text { START BIT } \\
& \mathrm{P}=\text { STOP BIT } \\
& \mathrm{A}=\mathrm{ACK} \\
& \mathrm{~N}=\text { NACK } \\
& \mathrm{d}_{-}=\text {DATA BIT }
\end{aligned}
$$

Figure 7. Format for $\mathrm{I}^{2} \mathrm{C}$ Write


Figure 8. Format for Writing to Multiple Registers


Figure 9. Format for Reads (Repeated Start)


Figure 10. Format for Reading Multiple Registers
I2C Register Map

| ADDRESS | NAME | R/W | B7 | B6 | B5 | B4 | B3 | B2 | B1 | B0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x00 | DEVICE_ID | R | CHIP_ID[3:0] |  |  |  | CHIP_REV[3:0] |  |  |  |
| 0x01 | ADC_VAL | R | ADC_VAL[7:0] |  |  |  |  |  |  |  |
| 0x02 | STATUS1 | R | IDET_LVL[1:0] |  | $\begin{aligned} & \mathrm{OVP}_{-} \\ & \mathrm{DPMT} \end{aligned}$ | $\begin{aligned} & \mathrm{OVP}_{-} \\ & \mathrm{SBU} 1 \end{aligned}$ | OPEN CABLE | SBU_CFG | DEVICE_ RDY | EOC |
| 0x03 | STATUS2 | R | THT_CMP | FUO | OVP_DPMB | OVP_SBU2 | EOB | RFU[2:0] |  |  |
| 0x04 | INTERRUPT | R/C | EOBi | $\begin{gathered} \text { DPMT_- }^{\text {OVi }} \end{gathered}$ | DPMB_ OVi | $\begin{gathered} \text { SBU1- } \\ \text { OVi }^{-} \end{gathered}$ | SBU2_OVi | OPEN_ CABi | DEVICE_ RDYi | EOCi |
| 0x05 | MASK | R/W | EOBm | DPMT_ OVm | DPMB_ OVm | $\begin{aligned} & \text { SBU1_ } \\ & \text { OVm } \end{aligned}$ | $\begin{aligned} & \text { SBU2_- } \\ & \mathrm{OVm}^{2} \end{aligned}$ | OPEN- CABm | DEVICE_ RDYm | EOCm |
| 0x06 | CONTROL1 | R/W | CC_CLR | CC_DEB | CC_POS | EN | MANUAL OVP RESTORE |  | MODE[2:0] |  |
| 0x07 | CONTROL2 | R/W | $\begin{aligned} & \text { MAN } \\ & \text { DPMT } \end{aligned}$ | $\begin{aligned} & \text { MAN } \\ & \text { DPMB } \end{aligned}$ | MAN_SBU | MAN_MGS | MAN_TXRX | RFU | $\begin{aligned} & \text { MIC_ } \\ & \text { CHK_DIS } \end{aligned}$ | FORCE TXRX |
| 0x08 | CONTROL3 | R/W | FORCE_DPMT[1:0] |  | FORCE_DPMB[1:0] |  | FORCE_SBU_MG[1:0] |  | FORCE_MGS[1:0] |  |
| 0x09 | ADC CONTROL1 | R/W | $\begin{aligned} & \text { IDET- } \\ & \text { FLAT } \end{aligned}$ | $\begin{gathered} \text { MG_ } \\ \text { CHK_DIS } \end{gathered}$ | OPEN_DET | ADC <br> LI_CHK | SET_IDET[1:0] |  | ADC_CTL[1:0] |  |
| 0x0A | ADC CONTROL2 | R/W | SET_OVTH1[1:0] |  | SET_OVTH2[1:0] |  | ADC_AVG\#[1:0] |  | $\begin{gathered} \mathrm{OVP}_{-} \\ \mathrm{LATCH}_{-} \\ \mathrm{OFF}_{-} \end{gathered}$ | FORCE ADC START |
| 0x0B | HIHS_VAL | R/W | HIHS_VAL[7:0] |  |  |  |  |  |  |  |
| 0x0C | OMTP_VAL | R/W | OMTP_VAL[7:0] |  |  |  |  |  |  |  |
| 0x0D | $\begin{gathered} \mathrm{SW} \\ \text { DEFLT1 } \end{gathered}$ | R/W | DFT_DPMT[1:0] |  | DFT_DPMB[1:0] |  | RFU | DFT_SBU_MG[2:0] |  |  |
| 0x0E | $\begin{gathered} \text { SW } \\ \text { DEFLT2 } \end{gathered}$ | R/W | $\begin{gathered} \text { DFT_- } \\ \text { MG_SL } \end{gathered}$ | $\begin{gathered} \text { DFT_- } \\ \text { MG_SR } \end{gathered}$ | $\begin{gathered} \mathrm{DFT} \\ \mathrm{GM} \text { - } \\ \hline \text { SL } \end{gathered}$ | $\begin{gathered} \text { DFT_- } \\ \text { GM_SR } \end{gathered}$ | RFU[1:0] |  | DFT_TXRX[1:0] |  |

* Cells shaded in light gray denote bits that are cleared on a device reset.

Table 5. DEVICE_ID Register ( $0 \times 00$ )

| ADDRESS | 0x00 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE | Read Only |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NAME | CHIP_ID[3:0] |  |  |  | CHIP_REV[3:0] |  |  |  |
| RESET <br> MAX20328 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| RESET <br> MAX20328A/ <br> MAX20328B | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| CHIP_ID[3:0] | Chip ID <br> Shows information about the version of MAX20328/MAX20328A/MAX20328B |  |  |  |  |  |  |  |
| CHIP_REV[3:0] | Chip Revision <br> Shows information about the revision of MAX20328/MAX20328A/MAX20328B |  |  |  |  |  |  |  |

Table 6. ADC_VAL Register (0x01)

| ADDRESS | 0x01 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE | Read Only |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NAME |  |  |  |  |  |  |  |  |
| RESET <br> MAX20328 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| RESET <br> MAX20328A / <br> MAX20328B | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| ADC_VAL[7:0] | ADC Value <br> Read only register containing the latest ADC conversion. LSB $=4.71 \mathrm{mV}$ |  |  |  |  |  |  |  |

Table 7. STATUS1 Register (0x02)

| ADDRESS | 0x02 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE | Read Only |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NAME | IDET_LVL[1:0] |  | OVP DPMT | $\begin{aligned} & \text { OVP_ } \\ & \text { SBU1 } \end{aligned}$ | $\begin{gathered} \text { OPEN_ } \\ \text { CAB } \end{gathered}$ | $\begin{gathered} \text { SBU_ } \\ \text { CFG } \end{gathered}$ | $\begin{gathered} \text { DEVICE_- } \\ \text { RDY } \end{gathered}$ | EOC |
| RESET <br> MAX20328 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| RESET <br> MAX20328A/ <br> MAX20328B | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| IDET_LVL[1:0] | Detection Current Level <br> Contains the last IDET level used for ADC Impedance Detection $00=$ No Jack Insertion Default $01=100 \mu \mathrm{~A}$ <br> $10=1.1 \mathrm{~mA}$ $11=5.5 \mathrm{~mA}$ |  |  |  |  |  |  |  |
| OVP_DPMT | DP, DM Top Side Over Voltage Protection Status Reports the status of the OVP on DP_T/DM_T $0=$ No Fault <br> 1 = OVP Fault Detected |  |  |  |  |  |  |  |
| OVP_SBU1 | SBU1 Over Voltage Protection Status <br> Reports the status of the OVP on SBU1_MG, MG_SR, MG_SL (MAX20328 only) <br> $0=$ No Fault <br> 1 = OVP Fault Detected |  |  |  |  |  |  |  |
| OPEN_CABLE | Open Cable Detected <br> Indicates if a cable is an open connection <br> $0=$ Cable is not open <br> 1 = High impedance is detected for both CTIA and OMTP configurations when SET_IDET[1:0] = 01 . |  |  |  |  |  |  |  |
| SBU_CFG | MIC/GND Switch Orientation <br> The MIC/GND positions reported after a Jack Orientation detection. This bit remains low if MG_CHK_DIS $(0 \times 09[6])=1$. <br> $0=$ SBU1 connected to MIC, SBU2 connected to AGND <br> 1 = SBU1 connected to AGND, SBU2 connected to MIC |  |  |  |  |  |  |  |
| DEVICE_RDY | Device Ready <br> Jack Type detection is complete and the device is ready. This bit is set after the impedance detection if MG_CHK_DIS $=1$. <br> $0=$ MIC/GND switch position is NOT finalized. <br> $1=$ MIC/GND switch position is set and device is ready. |  |  |  |  |  |  |  |
| EOC | End of ADC Conversion <br> Reports the status of the ADC. <br> $0=$ ADC conversion is not started or in progress. <br> 1 = ADC conversion is complete. The result is available in ADC_VAL (register 0x01) |  |  |  |  |  |  |  |

Table 8. STATUS2 Register (0x03)

| ADRESS | 0x03 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE | Read Only |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NAME | $\begin{aligned} & \text { THT- } \\ & \text { CMP } \end{aligned}$ | FUO | OVP DPMB | $\begin{aligned} & \text { OVP- } \\ & \text { SBU2 } \end{aligned}$ | EOB |  | U[2 |  |
| RESET <br> MAX20328 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| RESET <br> MAX20328A/ <br> MAX20328B | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| THT_CMP | Output of the thermal comparator. <br> $0=$ No thermal error <br> 1 = Thermal shutdown error |  |  |  |  |  |  |  |
| FUO | Factory Use Only |  |  |  |  |  |  |  |
| OVP_DPMB | DP, DM Bottom Side Over Voltage Protection Status Reports the status of the OVP on DP_B/DM_B <br> $0=$ No Fault <br> 1 = OVP Fault Detected |  |  |  |  |  |  |  |
| OVP_SBU2 | SBU2 Over Voltage Protection Status <br> Reports the status of the OVP on SBU2_GM, GM_SR, GM_SL (MAX20328 only) <br> $0=$ No Fault <br> 1 = OVP Fault Detected |  |  |  |  |  |  |  |
| EOB | End of Boot Process <br> Signals the end of the boot process <br> $0=$ Boot in Progress. Do not attempt any ${ }^{12} \mathrm{C}$ transactions <br> 1 = Boot Complete. Device operates normally after the POR of an ENABLE event (0x06[4] low to high transition). |  |  |  |  |  |  |  |
| RFU[2:0] | Reserved for Future Use |  |  |  |  |  |  |  |

Table 9. INTERRUPT Register ( $0 \times 04$ )

| ADDRESS | 0x04 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE | Read Only, Clear on Read |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NAME | EOBi | $\begin{gathered} \text { DPMT_ } \\ \text { OVi }^{2} \end{gathered}$ | $\begin{gathered} \text { DPMB_ } \\ \text { OVi } \end{gathered}$ | SBU1_OVi | SBU2_OVi | OPEN CABLEi | $\begin{gathered} \text { DEVICE_- } \\ \text { RDYi } \end{gathered}$ | EOCi |
| RESET MAX20328 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| RESET <br> MAX20328A/ <br> MAX20328B | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| EOBi | End of Boot Interrupt <br> $0=$ No Interrupt <br> 1 = Interrupt Occurred |  |  |  |  |  |  |  |
| DPMT_OVi | Top Side Data Line OVP Fault Interrupt <br> This interrupt is not cleared after reading if the OVP condition is still present while reading. <br> $0=$ No Interrupt <br> 1 = Interrupt Occurred |  |  |  |  |  |  |  |
| DPMB_OVi | Bottom Side Data Line OVP Fault Interrupt <br> This interrupt is not cleared after reading if the OVP condition is still present while reading. <br> $0=$ No Interrupt <br> 1 = Interrupt Occurred |  |  |  |  |  |  |  |
| SBU1_OVi | SBU1 Line OVP Fault Interrupt <br> This interrupt is not cleared after reading if the OVP condition is still present while reading. $0 \text { = No Interrupt }$ <br> 1 = Interrupt Occurred |  |  |  |  |  |  |  |
| SBU2_OVi | SBU2 Line OVP Fault Interrupt <br> This interrupt is not cleared after reading if the OVP condition is still present while reading. <br> $0=$ No Interrupt <br> 1 = Interrupt Occurred |  |  |  |  |  |  |  |
| OPEN_CABLEi | Open Cable Detect Interrupt <br> 0 = No Interrupt <br> 1 = Interrupt Occurred |  |  |  |  |  |  |  |
| DEVICE_RDYi | Device Ready Interrupt <br> 0 = No Interrupt <br> 1 = Interrupt Occurred |  |  |  |  |  |  |  |
| EOCi | End of Conversion Interrupt <br> $0=$ No Interrupt <br> 1 = Interrupt Occurred |  |  |  |  |  |  |  |

Table 10. MASK Register (0x05)

| ADDRESS | 0x05 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE | Read/Write |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NAME | EOBm | DPMT_ OVm | DPMB OVm | $\begin{gathered} \text { SBU1_ } \\ \text { OVm } \end{gathered}$ | $\begin{gathered} \mathrm{SBU} 2_{-} \\ \mathrm{OVm} \end{gathered}$ | OPEN_ CABLEm | DEVICE RDYm | EOCm |
| RESET MAX20328 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| RESET <br> MAX20328A/ <br> MAX20328B | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| EOBm | End of Boot Interrupt Mask <br> $0=$ Interrupt Masked <br> 1 = Interrupt not Masked |  |  |  |  |  |  |  |
| DPMT_OVm | Top Side Data Line OVP Fault Interrupt Mask <br> $0=$ Interrupt Masked <br> 1 = Interrupt not Masked |  |  |  |  |  |  |  |
| DPMB_OVm | Bottom Side Data Line OVP Fault Interrupt Mask 0 = Interrupt Masked <br> 1 = Interrupt not Masked |  |  |  |  |  |  |  |
| SBU1_OVm | SBU1 Line OVP Fault Interrupt Mask <br> 0 = Interrupt Masked <br> 1 = Interrupt not Masked |  |  |  |  |  |  |  |
| SBU2_OVm | SBU2 Line OVP Fault Interrupt Mask <br> 0 = Interrupt Masked <br> 1 = Interrupt not Masked |  |  |  |  |  |  |  |
| OPEN_CABLEm | Open Cable Detect Interrupt Mask 0 = Interrupt Masked <br> 1 = Interrupt not Masked |  |  |  |  |  |  |  |
| DEVICE_RDYm | Device Ready Interrupt Mask <br> $0=$ Interrupt Masked <br> 1 = Interrupt not Masked |  |  |  |  |  |  |  |
| EOCm | $\begin{aligned} & \text { End of Conversion Interrupt Mask } \\ & 0=\text { Interrupt Masked } \\ & 1=\text { Interrupt not Masked } \end{aligned}$ |  |  |  |  |  |  |  |

## Table 11. CONTROL1 Register (0x06)

| ADDRESS | 0x06 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE | Read/Write |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NAME | CC_CLR | CC_DEB | CC_POS | EN | MANUAL OVP RESTORE |  | DE |  |
| RESET <br> MAX20328 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| RESET <br> MAX20328A/ <br> MAX20328B | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| CC_CLR | Clear on Accessory Removal <br> When this bit is high, the bits listed below are cleared when $\mathrm{EN}=0$ or <br> a positive edge is detected on CC (accessory removal). When CC_CLR is low, the listed bits are not cleared on an accessory removal. <br> $0=$ Retain $0 \times 01[7: 0]$ and $0 \times 02[7: 6], 0 \times 02[3: 0]$ when EN $=0$ or CC transitions from 0 to 1 . <br> 1 = Clear 0x01[7:0] and 0x02[7:6], 0x02[3:0] when EN $=0$ or CC transitions from 0 to 1 . |  |  |  |  |  |  |  |
| CC_DEB | CC Debounce Time <br> Controls the debounce time for detecting a falling edge on CC in accessory mode. <br> $0=$ No Debounce. A digital delay of $120-240 \mu \mathrm{~s}$ is present for both edges. <br> $1=10 \mathrm{~ms}$ Debounce on CC falling. A digital delay of $240-360 \mu \mathrm{~s}$ is present for CC rising. |  |  |  |  |  |  |  |
| CC_POS | CC Position Input <br> Determines if the CC pin of the device connects to CC1 or CC2 of the connector. $\begin{aligned} & 0=\mathrm{CC} 1 \text { to CC1 (straight) } \\ & 1=\mathrm{CC} 1 \text { to CC2 (swapped) } \end{aligned}$ |  |  |  |  |  |  |  |
| EN | Switch Enable <br> Enables the switches. <br> $0=$ Switches Disabled <br> 1 = Switches Enabled |  |  |  |  |  |  |  |
| MANUAL_ OVP RESTORE | Manual OVP Restore <br> Controls when switches will return to their previous state after an OVP event. <br> $0=$ Switches return to their previous state 10 ms after the OVP event. <br> 1 = Switches return to their previous state when OVP_LATCH_OFF $(0 x 0 A[1])=1$. |  |  |  |  |  |  |  |
| MODE[2:0] | Switch Operational Mode Select <br> Configures the switch connection mode. <br> MAX20328: <br> $000=$ Default OFF <br> 001 = Default ON, position A (see Table 1) <br> $010=$ Default ON, position B (see Table 1) <br> 011 = Default programmable with registers 0x0D and 0x0E <br> 100 = UART <br> 101 = USB <br> 110 = Audio Accessory (single) <br> 111 = Audio Accessory (dual) <br> MAX20328A/MAX20328B: <br> 000 = Default OFF (see Table 2) <br> 001 = Default ON (see Table 2) <br> 010/011 = Default programmable with registers 0x0D and 0x0E <br> $100=$ UART mode. Top side USB switches connected. <br> 101 = USB mode. Bottom side USB switches connected. <br> 110/111 = Audio Accessory (single) |  |  |  |  |  |  |  |

Table 12. CONTROL2 Register (0x07)

| ADDRESS | $0 \times 07$ |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE | Read/Write |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NAME | $\begin{aligned} & \text { MAN } \\ & \text { DPMT } \end{aligned}$ | MAN DPMB | MAN_SBU | $\begin{aligned} & \text { MAN } \\ & \text { MGS } \end{aligned}$ | $\begin{aligned} & \text { MAN } \\ & \text { TXRX } \end{aligned}$ | RFU | $\begin{gathered} \text { MIC_CHK } \\ \text { DIS } \end{gathered}$ | $\begin{aligned} & \text { FORCE_- } \\ & \text { TXRX } \end{aligned}$ |
| RESET <br> MAX20328 | 0 | 0 | 0 | RFU | 0 | 0 | 0 | RFU |
| RESET <br> MAX20328A/ <br> MAX20328B | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| MAN_DPMT | Manual DP/DM Top Side Switch Setting <br> Enables manual control of the DP_T/DM_T switches $\begin{aligned} & 0=\text { DP_T/DM_T follow MODE[2:0] (0x06[2:0]) } \\ & 1=\text { DP_T/DM_T follow FORCE_DPMT[1:0] (0x08[7:6]) } \end{aligned}$ |  |  |  |  |  |  |  |
| MAN_DPMB | Manual DP/DM Bottom Side Switch Setting Enables manual control of the DP_B/DM_B switches $0=$ DP_B/DM_B follow MODE[2:0] (0x06[2:0]) <br> 1 = DP_B/DM_B follow FORCE_DPMB[1:0] ( $0 \times 08[5: 4]$ ) |  |  |  |  |  |  |  |
| MAN_SBU | Manual SBU_ to MIC/AGND Switch Setting <br> 0 = MIC/AGND switches follow MODE[2:0] (0x06[2:0]) <br> 1 = MIC/AGND switches follow FORCE_SBU_MG[1:0] (0x08[3:2]) |  |  |  |  |  |  |  |
| MAN_MGS | Manual MG/GM Sense Switch Setting (MAX20328A/MAX20328B Only) 0 = MG_SL/MG_SR follow MODE[2:0] (0x06[2:0]) <br> 1 = MG_SL/MG_SR follow FORCE_MGS[1:0] (0x08[1:0]) |  |  |  |  |  |  |  |
| MAN_TXRX | Manual TX/RX Switch Setting <br> $0=$ TX/RX switches follow MODE[2:0] (0x06[2:0]) <br> 1 = TX/RX switches follow FORCE_TXRX (0x07[0]) |  |  |  |  |  |  |  |
| RFU | Reserved for Future Use |  |  |  |  |  |  |  |
| MIC_CHK_DIS | Microphone Bias Check Disable <br> Disables the MIC line bias check performed after an impedance detection. <br> $0=$ Check for MIC bias <br> 1 = Skip MIC bias check |  |  |  |  |  |  |  |
| FORCE_TXRX | Force TX/RX Control (MAX20328A/MAX20328B Only) <br> Effective only when MAN_TXRX $=1$. <br> $0=$ TX/RX switches closed according to the value of CC_POS (GSNS switch opens automatically) <br> 1 = TX/RX switches are disconnected from MG_SR/GM_SR (GSNS switch open) |  |  |  |  |  |  |  |

Table 13. CONTROL3 Register (0x08)

| ADDRESS | 0x08 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE | Read/Write |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NAME | FORCE_DPMT[1:0] |  | FORCE_DPMB[1:0] |  | FORCE_SBU_MG[1:0] |  | FORCE_MGS[1:0] |  |
| RESET <br> MAX20328 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| RESET <br> MAX20328A/ <br> MAX20328B | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\begin{aligned} & \text { FORCE_DPMT } \\ & \text { [1:0] } \end{aligned}$ | Manual DP/DM Top Side Control <br> Effective only when MAN_DPMT = 1 . <br> $00=$ Switches open <br> $01=$ Switches closed in data connection <br> $10=$ Switches closed in audio connection <br> 11 = Switches open |  |  |  |  |  |  |  |
| FORCE_DPMB [1:0] | Manual DP/DM Bottom Side Control Effective only when MAN_DPMB $=1$. <br> $00=$ Switches open <br> 01 = Switches closed in data connection <br> $10=$ Switches closed in audio connection <br> 11 = Switches open |  |  |  |  |  |  |  |
| FORCE SBU_MG[1:0] | Manual MIC/AGND Control <br> Effective only when MAN_SBU $=1$. <br> $00=$ Switches open <br> 01 = Switches closed as SBU1 to MIC and SBU2 to AGND <br> $10=$ Switches closed as SBU1 to AGND and SBU2 to MIC <br> 11 = Switches open |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { FORCE_MGS } \\ & \text { [1:0] } \end{aligned}$ | Manual MG/GM Control <br> Effective only when MAN_MGS = 1 . <br> $00=$ Switches open <br> 01 = Switches closed as MG_S_ to GSNS_ <br> $10=$ Switches closed as GM_S_ to GSNS_ <br> 11 = Switches open |  |  |  |  |  |  |  |

Table 14. ADC CONTROL1 Register (0x09)

| ADDRESS | 0x09 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE | Read/Write |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NAME | $\begin{gathered} \text { IDET } \\ \text { FLAT } \end{gathered}$ | $\begin{gathered} \text { MG_- } \\ \text { CHK_DIS } \end{gathered}$ | OPEN DETECT | $\begin{gathered} \text { ADC_LI } \\ \text { CHK } \end{gathered}$ | SET_IDET[1:0] |  | ADC_CTL[1:0] |  |
| RESET <br> MAX20328 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| RESET <br> MAX20328A/ <br> MAX20328B | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| IDET_FLAT | IDET Flat Period <br> Sets the length of time IDET remains flat. $\begin{aligned} & 0=25 \mathrm{~ms} \\ & 1=100 \mathrm{~ms} \end{aligned}$ |  |  |  |  |  |  |  |
| MG_CHK_DIS | MIC/GND Position Detection Disable <br> Disables automatic MIC/GND orientation detection when an audio accessory is connected. <br> 0 = Perform automatic MIC/GND position detection <br> 1 = Disable automatic MIC/GND position detection |  |  |  |  |  |  |  |
| OPEN <br> DETECT | Open Cable Detection Enable <br> Enables the $100 \mu \mathrm{~A}$ current source to detect a high impedance or open cable. <br> $0=$ Open cable check disabled <br> 1 = Open cable check enabled |  |  |  |  |  |  |  |
| ADC_LI_CHK | Low Impedance Detection Enable <br> Enables the 1.1 and 5.5 mA current sources for audio accessory low impedance detection. <br> $0=$ Low impedance detection disabled <br> 1 = Low impedance detection enabled |  |  |  |  |  |  |  |
| SET_IDET[1:0] | Manual IDET Setting <br> Set the IDET level to be used in an impedance check triggered by FORCE_ADC_START (0x0A[0]). $\begin{aligned} & 00=100 \mu \mathrm{~A} \\ & 01=100 \mu \mathrm{~A} \\ & 10=1.1 \mathrm{~mA} \\ & 11=5.5 \mathrm{~mA} \end{aligned}$ |  |  |  |  |  |  |  |
| ADC_CTL[1:0] | ADC Conversion Control <br> Configures when the ADC performs an impedance detection. <br> $00=$ ADC and impedance detection are always off <br> 01 = Manual impedance detection performed with a single ADC measurement triggered by FORCE_ADC_ START. <br> $10=$ Manual impedance detection performed with multiple averaged ADC measurements triggered by FORCE_ ADC_START. Set the number of ADC samples to average with ADC_AVG\#[1:0] (0x0A[3:2]). <br> 11 = Impedance detection follows FSM. See Figure 1. |  |  |  |  |  |  |  |

Table 15. ADC CONTROL2 Register (0x0A)

| ADDRESS | 0x0A |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE | Read/Write |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NAME | SET_OVTH1[1:0] |  | SET_OVTH2[1:0] |  | ADC_AVG\#[1:0] |  | $\begin{aligned} & \mathrm{OVP}_{-} \\ & \mathrm{LATCH}_{-} \\ & \mathrm{OFF} \end{aligned}$ | $\begin{gathered} \text { FORCE_ } \\ \text { ADC_ } \\ \text { START } \end{gathered}$ |
| RESET <br> MAX20328 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| RESET <br> MAX20328A/ <br> MAX20328B | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| $\begin{aligned} & \text { SET_OVTH1 } \\ & {[1: 0]} \end{aligned}$ | Data/Audio Switch Overvoltage Threshold <br> Set the OVP threshold on the DM_ and DP_switch paths. $\begin{aligned} & 00=3.37 \mathrm{~V} \\ & 01=4.0 \mathrm{~V} \\ & 10=4.7 \mathrm{~V} \\ & 11=5.0 \mathrm{~V} \end{aligned}$ |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { SET_OVTH2 } \\ & \text { [1:0] } \end{aligned}$ | SBU_/GSNS_ Switch Overvoltage Threshold <br> Set the OVP threshold on the SBU_ and GSNS_ switch paths. $\begin{aligned} & 00=3.37 \mathrm{~V} \\ & 01=4.0 \mathrm{~V} \\ & 10=4.7 \mathrm{~V} \\ & 11=5.0 \mathrm{~V} \end{aligned}$ |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { ADC_AVG\# } \\ & {[1: 0]} \end{aligned}$ | ADC Number of Samples <br> Sets the number of ADC samples to average. <br> $00=2$ samples <br> $01=4$ samples <br> $10=8$ samples <br> $11=16$ samples |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { OVP_LATCH_ } \\ & \text { OFF } \end{aligned}$ | OVP Latch Reset <br> Restores the previous state of switches after an OVP event. Only active when MANUAL_OVP_RESTORE $=1$ ( $0 \times 06[3]$ ). <br> $0=$ No effect <br> 1 = Switches restored to previous state |  |  |  |  |  |  |  |
| FORCE_ADC_ START | Force ADC Conversion <br> Manually trigger an ADC impedance measurement when ADC_CTL[1:0] = 01 or 10. <br> 0 = ADC operates normally <br> 1 = Begin ADC conversion. Sets EOC upon completion (0x02[0]). |  |  |  |  |  |  |  |

Table 16. HIHS_VAL Register (0x0B)

| ADDRESS | 0x0B |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE | Read/Write |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NAME | HIHS_VAL[7:0] |  |  |  |  |  |  |  |
| RESET MAX20328 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| RESET <br> MAX20328A/ <br> MAX20328B | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| HIHS_VAL[7:0] | High Impedance Threshold Sets the high impedance threshold for detection an open cable. |  |  |  |  |  |  |  |

Table 17. OMTP_VAL Register (0x0C)

| ADDRESS | 0x0C |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE | Read/Write |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NAME |  |  |  |  | 7:0] |  |  |  |
| RESET <br> MAX20328 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| RESET <br> MAX20328A/ <br> MAX20328B | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| $\begin{aligned} & \text { OMTP_VAL } \\ & \text { [7:0] } \end{aligned}$ | OMTP Headset Detection Threshold Sets the ADC threshold below which an OMTP headset is detected |  |  |  |  |  |  |  |

Table 18. DEFAULT1 Register (0x0D)

| ADDRESS | 0x0D |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE | Read/Write |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NAME | DFT_DPMT[1:0] |  | DFT_DPMB[1:0] |  | RFU | DFT_SBU_MG[2:0] |  |  |
| RESET <br> MAX20328 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| RESET <br> MAX20328A | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| RESET <br> MAX20328B | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\begin{gathered} \text { DFT_DPMT } \\ {[1: 0]} \end{gathered}$ | Default DP_T/DM_T Switch Setting <br> $00=$ Switches open <br> $01=$ Switches closed in data connection <br> $10=$ Switches closed in audio connection <br> 11 = Switches open |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { DFT_DPMB } \\ & \text { [1:0] } \end{aligned}$ | Default DP_B/DM_B Switch Setting <br> 00 = Switches open <br> $01=$ Switches closed in data connection <br> $10=$ Switches closed in audio connection <br> 11 = Switches open |  |  |  |  |  |  |  |
| RFU | Reserved for Future Use |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { DFT_SBU_MG } \\ & \text { [2:0] } \end{aligned}$ | Default SBU_Switch Setting <br> 000 = Switches open <br> 001 = SBU1 connected to MIC; SBU2 open <br> 010 = SBU1 open; SBU2 connected to AGND <br> 011 = SBU1 connected to MIC; SBU2 connected to AGND <br> 100 = Switches open <br> 101 = SBU1 connected to AGND; SBU2 open <br> 110 = SBU1 open; SBU2 connected to MIC <br> 111 = SBU1 connected to AGND; SBU2 connected to MIC |  |  |  |  |  |  |  |

Table 19. DEFAULT2 Register (0x0E)

| ADDRESS | 0x0E |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MODE | Read/Write |  |  |  |  |  |  |  |
| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| NAME | $\begin{gathered} \mathrm{DFT} \\ \mathrm{MG} \_\bar{S} \end{gathered}$ | $\begin{gathered} \text { DFT_- } \\ \text { MG_SR } \end{gathered}$ | $\begin{gathered} \mathrm{DFT}_{-} \\ \mathrm{GM} \_\mathrm{SL} \end{gathered}$ | $\begin{gathered} \mathrm{DFT}_{-} \\ \mathrm{GM} \_\mathrm{SR} \end{gathered}$ | RFU[1:0] |  | DFT_TXRX[1:0] |  |
| RESET <br> MAX20328 | 0 | 0 | 0 | 0 | 0 | 0 | RFU |  |
| RESET <br> MAX20328A/ <br> MAX20328B | RFU | 0 | RFU | 0 | 0 | 0 | 0 | 0 |
| DFT_MG_SL | Default MG_SL Switch Setting (MAX20328 only) <br> 0 = Switch open <br> 1 = MG_SL connected to GSNS_L |  |  |  |  |  |  |  |
| DFT_MG_SR | Default MG_SR Switch Setting (Note 9) <br> 0 = Switch open <br> 1 = MG_SR connected to GSNS_R/GSNS |  |  |  |  |  |  |  |
| DFT_GM_SL | Default GM_SL Switch Setting (MAX20328 only) <br> 0 = Switch open <br> 1 = GM_SL connected to GSNS_L |  |  |  |  |  |  |  |
| DFT_GM_SR | Default GM_SR Switch Setting (Note 9) <br> 0 = Switch open <br> 1 = GM_SR connected to GSNS_R/GSNS |  |  |  |  |  |  |  |
| RFU[1:0] | Reserved for Future Use |  |  |  |  |  |  |  |
| DFT_TXRX[1:0] | Default TX/RX Switch Setting (MAX20328A/MAX20328B only) 00/11 $=$ TX and RX disconnected from GM_SR and MG_SR 01 = TX connected to GM_SR, RX connected to MG_SR $10=$ TX connected to MG_SR, RX connected to GM_SR |  |  |  |  |  |  |  |

Note 9: GSNS has higher priority than DFT_TXRX[1:0]. MG_SR/GM_SR will connect to GSNS if DFT_MG_SR[1:0]/ DFT_GM_SR[1:0] conflict with DFT_TXRX[1:0]

## Typical Application Circuit



## Typical Application Circuit (continued)



MAX20328/MAX20328A/
MAX20328B

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :---: |
| MAX20328EWA + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 25 WLP |
| MAX20328EWA +T | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 25 WLP |
| MAX20328AEWA + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 25 WLP |
| MAX20328AEWA +T | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 25 WLP |
| MAX20328BEWA + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 25 WLP |
| MAX20328BEWA +T | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 25 WLP |

+Denotes a lead(Pb)-free/RoHS-compliant package.
T Denotes tape-and-reel

## Revision History

| REVISION NUMBER | REVISION DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :---: | :---: |
| 0 | 3/18 | Initial release | - |
| 1 | 6/18 | Updated Electrical Characteristics table and Typical Operating Characteristics | 5, 10-12 |
| 2 | 7/18 | Updated General Description, Benefits and Features, Typical Operating Characteristics, Bump Configurations, Table 5, Table 14, Table 15, and Ordering Information | $\begin{gathered} 1,10,13,27 \\ 35,36,42 \end{gathered}$ |
| 3 | 12/19 | Updated the title,General Description, Absolute Maximum Ratings, Electrical Characteristics, Bump Configurations, Bump Description, Block Diagram, Detail Description, Enable, Impedance Detection, Open Cable Check, MIC/GND Detection, I²C Interface, Serial Addressing, Bus Reset, Format for Reading, Typical Application Circuit and Ordering Information sections, and Tables 2, 5-19 | 1-43 |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for USB Interface IC category:
Click to view products by Maxim manufacturer:

Other Similar products are found below :
CY7C69356-48LTXC USB3319C-GJ-TR USB3370B-EZK-TR CYPD2120-24LQXI CYPD2122-20FNXIT CYPD2122-24LQXIT LIF-UC120-SWG36ITR50 UPD360-A/6HX CP2102NP1174GM DPO2039DABQ-13 CY7C68034-56LTXC TUSB212RWBT TUSB213IRGYT TUSB213RGYT USB3503T-I/ML CY7C63310-SXC USB3316C-CP-TR USB3250-ABZJ MAX3107ETG+ MAX14632EZK+T LAN9514JZX CYPD2120-24LQXIT MAX3100CEE+T USB5806/KD USB5826-I/KD USB5826/KD USB5906/KD USB5916/KD USB5926/KD TUSB215QRGYTQ1 NB7NPQ701MMTTBG TUSB213RGYR USB5926-I/KD USB5906-I/KD USB4640I-HZH-03 CY7C63813-SXC CY7C63823-SXC CY7C64215-28PVXC CY7C68013A-128AXC CY7C68013A-56LTXI CY7C68013A-56PVXC CY7C68013A-56PVXI CYPD1120-40LQXI AP43771VDKZ-13 AP43771VFBZ-13 DIO32320MP10 HT42B534-2 FT2232HPQ-TRAY FT312D-32L1C-T KTU1001AEVA-TR

