General Description

The MAX20480 is a complete ASIL-compliant SoC powersystem monitor with up to seven voltage monitor inputs. Each input has programmable OV/UV thresholds of between 2.5% and 10% with ±1% accuracy. Two of the inputs have a separate remote ground-sense input and support DVS through the integrated I2C interface.

The MAX20480 contains a programmable flexible power sequence recorder (FPSR). This recorder stores power-up and power-down timestamps separately, and supports on/ off and sleep/standby power sequences. The MAX20480 also contains a programmable challenge/response watchdog, which is accessible through the $12C$ interface, along with a configurable RESET output.

The MAX20480 improves reliability while significantly reducing system size and component count, compared to separate ICs or discrete components. The MAX20480 meets ASIL-D reliability when used with a supervisory controller. The device is designed to operate over the ambient temperature range of -40°C to +125°C.

Applications

- ADAS
- Autonomous Driving Processing Systems
- Remote Sensor Modules
- Power System Supervision and MCU/SoC Monitoring

Benefits and Features

- Small Solution
	- 2.35V to 5.50V Operating Supply Voltage
	- Only One External Component Required
	- 150μA Operating Current
	- 8μA Power-Down Mode
- High Precision
	- Selectable 102.5% to 110% OV Monitors
	- Selectable 97.5% to 90% UV Monitors
	- ±1% Accuracy
	- 0.5% Step Size
	- ASIL-D Compliance
- Highly Integrated
	- Five Fixed-Voltage Monitoring Inputs
	- Two Differential DVS Tracking-Voltage Monitoring Inputs with Remote-Ground Sense
	- Power-Sequencing Recording
	- Simple or Challenge/Response Windowed Watchdog
	- Fault Recording
	- CRC on I²C Interface
	- Programmable ²C Address
	- OTP Configuration with Error-Correcting Code and Reload Functionality
	- Programmable RESET Pin
- 16-Pin Side-Wettable TQFN with Exposed Pad (3mm x 3mm)
- AEC-Q100 Qualified
- 40°C to +125°C Operating Temperature

Ordering Information appears at end of data sheet.

Simplified Block Diagram

Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

16-TQFN-EP

For the latest package outline information and land patterns (footprints), go to *www.maximintegrated.com/packages*. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to *www.maximintegrated.com/ thermal-tutorial*.

Electrical Characteristics

(V_{DD} = 3.3V, T_A = T_J = -40°C to +125°C, unless otherwise noted, Typical values are at T_A = 25°C under normal conditions unless otherwise noted.,)

Electrical Characteristics (continued)

(V_{DD} = 3.3V, T_A = T_J = -40°C to +125°C, unless otherwise noted, Typical values are at T_A = 25°C under normal conditions unless otherwise noted.,)

Electrical Characteristics (continued)

(V_{DD} = 3.3V, T_A = T_J = -40°C to +125°C, unless otherwise noted, Typical values are at T_A = 25°C under normal conditions unless otherwise noted.,)

Electrical Characteristics (continued)

(V_{DD} = 3.3V, T_A = T_J = -40°C to +125°C, unless otherwise noted, Typical values are at T_A = 25°C under normal conditions unless otherwise noted.,)

Note 1: All units are 100% production tested at +25˚C. All temperature limits are guaranteed by design.

Typical Operating Characteristics

 $(V_{DD} = 3.3V, T_A = +25°C)$

200

300

Typical Operating Characteristics (continued)

 $(V_{DD} = 3.3V, T_A = +25^{\circ}C)$

Pin Configurations

MAX20480A

MAX20480B

MAX20480C

MAX20480D

Pin Description

Pin Description (continued)

Functional Diagram

Detailed Description

The MAX20480 is a complete ASIL-D compliant SoC power-system monitor. It has three main subsystems with which to monitor a given application system: a 7-channel voltage monitor, a flexible power sequence recorder (FPSR), and a challenge/response windowed watchdog. It also includes an I2C interface to communicate with a supervisory controller for monitoring and diagnosis of fault conditions. To meet ASIL-D reliability specifications, there are numerous checks and redundancies in the system to maintain a high performance level, as well as configuration and diagnostics available over the I2C interface for a supervisory controller to adjust and monitor.

I 2C Interface

The MAX20480 features an I2C, 2-wire serial interface consisting of a serial-data line (SDA) and a serial-clock line (SCL). SDA and SCL facilitate communication between the MAX20480 and the master at clock rates up to 1.1MHz. The master, typically a microcontroller, generates SCL and initiates data transfer on the bus. Figure 1 shows the two-wire interface timing diagram.

Figure 1. I2C Timing Diagram

A master device communicates to the MAX20480 by transmitting the proper address followed by the data word. Each transmit sequence is framed by a START (S) or REPEATED START (Sr) condition and a STOP (P) condition. Each word transmitted over the bus is 8 bits long and is always followed by an acknowledge clock pulse.

The MAX20480 SDA line operates as both an input and an open-drain output. A pullup resistor greater than 500Ω is required on the SDA bus. The MAX20480 SCL line operates as an input only. A pullup resistor greater than 500Ω is required on SCL if there are multiple masters on the bus, or if the master in a single-master system has an open-drain SCL output. Series resistors in line with SDA and SCL are optional. The SCL and SDA inputs suppress noise spikes to assure proper device operation, even on a noisy bus.

Bit Transfer

One data bit is transferred during each SCL cycle. The data on SDA must remain stable during the high period of the SCL pulse. Changes in SDA while SCL is high are control signals (see the *STOP and START Conditions* section). SDA and SCL idle high when the I²C bus is not busy.

STOP and START Conditions

A master device initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA while SCL is high (*Figure 2*). A START (S) condition from the master signals the beginning of a transmission to the MAX20480. The master terminates transmission

and frees the bus by issuing a STOP (P) condition. The bus remains active if a REPEATED START (Sr) condition is generated instead of a STOP condition.

Early STOP Condition

The MAX20480 recognizes a STOP condition at any point during data transmission except if the STOP condition occurs in the same high pulse as a START condition.

Clock Stretching

In general, the clock signal generation for the I²C bus is the responsibility of the master device. The I²C specification allows slow slave devices to alter the clock signal by holding down the clock line, a process that is typically called clock stretching. The MAX20480 does not use any form of clock stretching to hold down the clock line.

Figure 2. START, STOP, and REPEATED START Conditions

I 2C General Call Address

The MAX20480 does not implement the $12C$ specification's general call address. If the MAX20480 sees the general call address (0b0000_0000), it will not issue an acknowledge.

Packet Error Checking (PEC)

In order to increase fault coverage on the I²C interface, an optional PEC byte is supported. This follows the SMBus 3.0 implementation, which has a CRC-8 polynomial of $x8 + x^2 + x + 1$. If the PEC byte is enabled and a supervisor system attempts to read more than 2 bytes (one data and one PEC) from the IC in a single communication packet, the IC will return 0xFF for the remaining bytes read. If a master device transmits a byte and an incorrect PEC, the IC replies with a NACK and discards the attempted write.

Slave Address

The I²C address is factory programmable from 0b0000000 to 0b1111011. The address is defined as the 7 most significant bits (MSbs) followed by the R/W bit. Set the R/W bit to 1 to configure the device to read mode. Set the R/W bit to 0 to configure the device to write mode. The address is the first byte of information sent to the device after the START condition.

Once the device is enabled, the $12C$ slave address is set by the ADDR pin and internal OTP settings. The address is defined as the 7 MSbs followed by the R/W bit. Connect the ADDR pin to GND or VSUP, with or without a 100kΩ resistor in series, to set the last 2 bits of the I²C address. The first 4 bits of the I²C address are factory-configurable (noted by * in Table 1).

Table 1. I2C Slave Addresses

Acknowledge

The acknowledge bit (ACK) is a clocked ninth bit that the device uses to handshake receipt of each byte of data (Figure 3). The device pulls down SDA during the master-generated ninth clock pulse. The SDA line must remain stable and low during the high period of the acknowledge clock pulse. Monitoring ACK allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master can reattempt communication. Transmitting an incorrect PEC byte to the MAX20480 (when PEC is enabled) will also result in a NACK from the IC.

Figure 3. Acknowledge Condition

Write-Data Format

A write to the device includes transmission of a START condition, the slave address with the R/W bit set to 0, 1 byte of data to register address, 1 to 8 bytes of data to write to registers, and a STOP condition. Figure 4 illustrates the proper format for one frame. If multiple bytes are transmitted, they are written to sequential registers starting at the register address transmitted. If the register address for the write reaches the end of the valid address space, the target register pointer will stay at the last valid register. If the write starts out-of-bounds, then all the bytes written will be discarded and the IC will return a NACK for each byte transmitted.

Read-Data Format

A read from the device includes the following:

- Transmission of a START condition
- Slave address with the R/W bit set to 0
- 1 byte of data to register address
- **Restart condition**
- Slave address with R/W bit set to 1
- 1 to 8 bytes written by the IC
- STOP condition

Figure 4 illustrates the proper format for one frame. The master device must acknowledge each byte received, and provide a NACK at the last byte read.

Figure 4. Data Format of I2C Interface

Voltage Monitor

The MAX20480 IC has up to seven voltage-monitor channels available for system power rails. Five of the monitors have single-ended inputs. For these channels, a nominal voltage is set first and OV/UV thresholds (as a percentage of that nominal voltage setting) are set second. The remaining two monitors have differential inputs and share a remote groundsense pin (INM). Unlike the other monitors with a nominal voltage + %OV/UV configuration, the two differential inputs have completely independent OV and UV comparators; each comparator can be configured with a separate reference voltage.

Monitor channels IN1 through IN5 have the single-ended configuration, with OV/UV thresholds independently configurable from ±2.5% to ±10% in 0.5% steps. IN1 through IN4 have a nominal voltage set-point range of 0.50V to 3.6875V, while IN5 has an extended range of 0.50V to 5.50V. IN6P and IN7P have the differential configuration. Their OV and UV set points can range from 0.50V to 1.775V; these measurements are with respect to the voltage difference between the INxP supply and INM remote ground-sense pins. Every monitor channel also has an OFF comparator that asserts when the monitor input voltage falls below 0.25V (typ).

Modern SoCs and processors can require a large amount of supply current, which may cause small offsets in ground voltages (even when using multiple large ground planes). To account for this when using the differential channels, route the INM pin separately from ground and connect to a point near where the IN6P and IN7P lines are connected. If this feature is not necessary, the INM pin can be grounded directly at the IC.

The comparators on the voltage monitors are designed to respond quickly for applications that require rapid response to voltage fluctuations. If a slower response is desired, an RC filter can be added between the IC pin and the monitored voltage rail. If an RC filter is implemented, the value of the resistor should be kept low to avoid artificial voltage shift at the IC's pins. Because each IN_ pin draws a few microamperes of current, the filter resistor value should be 1kΩ or less.

DVS Operation

Because IN6P and IN7P have independent OV and UV monitors, it is possible to utilize the channels to monitor SoC power rails that implement dynamic voltage scaling (DVS) in response to processing demand. Prior to a DVS event, one of the OV/UV comparator voltage targets can be moved in the direction of the ramp, and then the other can be moved once the ramp has finished. This allows the system to maintain continuous voltage monitoring despite the change in supply voltage.

The other inputs (IN1 through IN5) can also have their target voltage altered, but are not meant to be adjusted while

active and are therefore not well-suited to DVS operations. The recommended procedure for changing the target voltage on one of the single-ended channels (IN1 through IN5) while the system is operational is as follows:

- 1. Disable the channel.
- 2. Turn off the RESET mapping, if active.
- 3. Change the target voltage and OV/UV thresholds as desired.
- 4. Re-enable the channel.
- 5. Read the OV/UV/OFF registers once to clear any spurious faults.
- 6. Re-enable the RESET mapping.

DVS Command Sequence (Low to High):

- 1. Set VINO (OV set point) to high OV threshold.
- 2. Send DVS command to power supply.
- 3. Delay as needed to allow supply to reach the target.
- 4. Set VINU (UV set point) to the high UV threshold.

DVS Command Sequence (High to Low):

- 1. Set VINU (UV set point) to the low UV threshold.
- 2. Send DVS command to power supply.
- 3. Delay as needed to allow supply to reach the target.
- 4. Set VINO (OV set point) to the low OV threshold.

I 2C DVS Timing Example (Low to High)

Figure 5. I2C DVS Timing Example (Low-to-High Transition)

Flexible Power Sequence Recorder

The flexible power sequence recorder allows a supervisory controller to validate the power-up and power-down sequencing of all supplies monitored by the IC. The FPSR has an adjustable clock rate (from 25µs/tick to 3200µs/tick) and records 8-bit timestamps (6.375ms to 816ms maximum window length). The FPSR is triggered by level changes on the EN pins. It always responds to EN0 transitions, and can be configured to also respond to EN1 transitions.

Power-up and power-down sequence timestamps are recorded separately. Power-up sequences are triggered by low-tohigh pin transitions, and power-down sequences are triggered by high-to-low transitions. The FPSR has additional bits to communicate when it is running, signal which EN pin triggered the sequencer, and choose whether to assert RESET when done recording a sequence. A power-up timestamp is recorded for an enabled channel when the associated voltage rises above the programmed UV threshold. A power-down timestamp is recorded for an enabled channel when the associated voltage falls below the OFF threshold (0.25V falling, typ.).

Once a sequence is captured, it is retained until a flag bit is manually cleared. If another sequence (of the same type, up or down) is triggered before the flag is cleared, it is not recorded, and a separate flag bit is set to indicate this anomaly. To preserve the OTP-reload functionality (see *Applications Information*), the FPSR still runs normally even if the associated UVAL or DVAL bit is set, even though new timestamps may not be recorded. The sequencer will run until either the

maximum time is reached, or all enabled voltage monitors have detected that the associated power rails have powered up or down (depending on which type of sequence is being recorded).

Windowed Watchdog and Reset Control

The IC also contains a challenge/response windowed watchdog for external SoC monitoring. The closed and open windows are independently adjustable, as well as the main watchdog clock (which can range from 200µs/tick to 12.8ms/ tick). Because the watchdog is meant to supervise a processor system, it features an extended first-update window. When the IC RESET pin de-asserts, the watchdog window is immediately opened and extended to provide extra time for an SoC to finish any boot sequences before being required to update the watchdog. The specific length of the extended first-update window is also configurable.

The watchdog is refreshed through the $12C$ interface. When configured as a challenge/response watchdog, there is a keyvalue register that must be read and used to compute the appropriate response. The IC contains a linear-feedback shift register with a polynomial of $x^8 + x^6 + x^5 + x^4 + 1$ (shift bits upwards toward MSb and insert calculated bit as new LSb). The watchdog can also be configured as a simple windowed watchdog. In this case, any value written to the WDKEY register will refresh the watchdog. For additional resilience, there is an option to lock all of the watchdog-related registers except for the key register and the lock bit itself.

The watchdog has several status bits to communicate current status and past faults. Separate flags are provided to indicate an update-too-early fault, a wrong-key fault, and a no-update-received fault. These fields are cleared when read. There is also a signal to indicate when the watchdog window is open to receive updates. The watchdog itself may be configured to assert RESET on every violation, or wait until it encounters two consecutive violations before triggering a fault. The watchdog is inactive while the RESET pin is asserted low (for any fault condition).

Sample C Code For Challenge/Response

```
// feedback polynomial: x^8 + x^6 + x^5 + x^4 + 1
```

```
unsigned char lfsr(unsigned char iKey)
{
unsigned char lfsr = iKey;
unsigned char bit = ((lfsr >> 7) ^ (lfsr >> 5) ^
(lfsr >> 4) ^ (lfsr >> 3)) & 1;
lfsr = (lfsr << 1)| bit;
return lfsr;
}
```
Watchdog Window Settings

A regular watchdog window consists of two parts: an initial (closed) window during which updates are not allowed, and a second (open) window during which updates are accepted. For a given watchdog clock rate t_{WDCLK} (set according to the WDCDIV register), the two window lengths are as follows:

 $t_{\text{Cl O}} = t_{\text{WDCL K}} \times 8 \times \text{WDCFG1.CLO[3:0]}$

 t_{OPN} = t_{WDCLK} × 8 × WDCFG1.OPN[3 : 0]

If a refresh is sent to the IC during the closed window, the IC asserts a fault and re-starts the watchdog once RESET de-asserts. When the IC receives a valid refresh, it immediately transitions to a new closed window; it will not finish the existing open window. The first cycle encountered once the watchdog starts (either on power-on reset or once RESET de-asserts) is different from the typical closed/open cycle. It has no closed window, and is longer than a normal cycle. This is to allow for an SoC or MCU to run through a boot sequence that may take longer than the usual watchdog cycle. The length of the first update window is an odd multiple of the sum of the normal closed and open windows:

 $t_{1UD} = (t_{OPN} + t_{CLO}) \times (1 + 2 \times WDCFG2.1UD[2:0])$

RESET Output

The device features an open-drain interrupt/reset output that asserts low when any mapped fault conditions occur. RESET remains asserted for a fixed timeout period after all triggering fault conditions are removed. The fixed timeout period can be set to 6μs, 8ms, 16ms, or 32ms. The RESET pin works as an open-drain output. To obtain a logic signal, place a pullup resistor between the RESET pin and system I/O voltage (10kΩ to 100kΩ recommended for reduced current consumption). The selection of which fault sources are mapped to the pin is fully programmable.

Enable Inputs (EN0/EN1)

The primary purpose of the EN0 and EN1 inputs is to indicate that a power-up or power-down sequence is about to occur. EN0 is normally used to indicate a transition between OFF and ON states, while EN1 is for a transition between ON and SLEEP states. This refers to system states, not device states. The device uses EN0 to manage its own power state to maintain the lowest quiescent current possible. With VMPD set to 1 and EN0 low, the device turns off all comparators to reduce quiescent current. With EN1 low, the OFF comparators on input channels that are enabled are left enabled so that the device can continue to monitor active inputs.

Comparator Power States

The voltage-monitor comparators can be individually turned on or off based on the current state of EN0 and the device settings/state. Table 2 details the conditions for the on/off state of the voltage monitor comparators.

Figure 6. state diagram

Table 2. Comparator Power States

Register Map

Top Level

Register Details

ID (0x00)

Silicon Identification

CONFIG1 (0x01)

Configuration Register 1

CONFIG2 (0x02)

Configuration Register 2

*The BIST is initiated once V_{DD} crosses the ULVO rising threshold, and takes approximately 60µs (typ), 72.2µs (max) to complete by setting bits [1:0] in the CONFIG2 register.

VMON (0x03)

Voltage Monitor Enable

RSTMAP (0x4)

Interrupt Mapping

STATOV (0x5)

Voltage Monitor OV Comparator Statuses

STATUV (0x6)

Voltage Monitor UV Comparator Statuses

STATOFF (0x7)

Voltage Monitor OFF Comparator Statuses

VIN1 (0x8)

IN1 Nominal Voltage Setpoint

VIN2 (0x9)

IN2 Nominal Voltage Setpoint

VIN3 (0xA)

VIN4 (0xB)

IN4 Nominal Voltage Setpoint

VIN5 (0xC)

IN5 Nominal Voltage Setpoint

VINO6 (0xD)

VINU6 (0xE)

VINO7 (0xF)

IN7 Overvoltage Threshold Setpoint

VINU7 (0x10)

IN7 Undervoltage Threshold Setpoint

OVUV1 (0x11)

IN1 Overvoltage & Undervoltage Thresholds

OVUV2 (0x12)

IN2 Overvoltage & Undervoltage Thresholds

OVUV3 (0x13)

IN3 Overvoltage & Undervoltage Thresholds

UV $3:0$ | IN3 Undervoltage Threshold UV (%) = 97.5% - 0.5% x UV[3:0]

OVUV4 (0x14)

IN4 Overvoltage & Undervoltage Thresholds

OVUV5 (0x15)

IN5 Overvoltage & Undervoltage Thresholds

FPSSTAT1 (0x16)

Flexible Power Sequence Recorder Status

FPSCFG1 (0x17)

Flexible Power Sequence Recorder Configuration

UTIME1 (0x18)

Power-Up Timestamp for IN1

UTIME2 (0x19)

Power-Up Timestamp for IN2

UTIME3 (0x1A)

Power-Up Timestamp for IN3 **BIT 7 6 5 4 3 2 1 0**

UTIME4 (0x1B)

UTIME5 (0x1C)

Power-Up Timestamp for IN5

٦

UTIME6 (0x1D)

Power-Up Timestamp for IN6

UTIME7 (0x1E)

Power-Up Timestamp for IN7 **BIT 7 6 5 4 3 2 1 0 Field** D[7:0] **Reset Access Type** Read Only **BITFIELD BITS DESCRIPTION DECODE** $\begin{array}{|c|c|c|c|}\n\hline\nD & 7:0 & \text{This gives the time at which the input rose}\n\end{array}$ above the UV threshold 0b0: Input voltage never rose above UV threshold Else: time = (D[7:0] - 1) x 25µs x 2FDIV[2:0]

DTIME1 (0x1F)

DTIME2 (0x20)

Power-Down Timestamp for IN2

DTIME3 (0x21)

Power-Down Timestamp for IN3

DTIME4 (0x22)

DTIME5 (0x23)

DTIME6 (0x24)

Power-Down Timestamp for IN6

DTIME7 (0x25)

Power-Down Timestamp for IN7

WDSTAT (0x26)

Watchdog Status

WDCDIV (0x27)

Watchdog Mode and Clock Divider

WDCFG1 (0x28)

Watchdog Configuration Register 1

WDCFG2 (0x29)

Watchdog Configuration Register 2

WDKEY (0x2A)

Watchdog Key Register

ignored except for WDKEY and WDLOCK

WDLOCK (0x2B)

Watchdog Lock

RSTCTRL (0x2C)

RESET Control

CID (0x2D)

Chin Identification.

Applications Information

Diagnostics

The MAX20480 is ASIL-D compliant when combined with a supervisor for monitoring and control over the IC. Individual fault indicators are available (see register CONFIG2) for parity-check failure, clock fault, EN and RESET pin readbacks, and BIST results. Internal OTP configuration information is protected by an automatic single-error-correcting coding scheme. Individual voltage-monitor comparators provide their statuses through the STATOV/UV/OFF registers. The FPSR relates sequencing status, triggers, and faults through the FPSSTAT1 and FPSCFG1 registers. The watchdog has individual fault flags to determine which type of error was encountered. To prevent the IC from being misconfigured by an I²C master device, which could cause a permanent fault, the IC features an OTP reload mechanism. Every time the EN0 pin transitions from high to low, the IC reloads all the registers with the information stored in the OTP after the FPSR finishes recording the power-down sequence. The data stored in the sequencer's UTIME and DTIME registers are not affected by this reload. There is also a configuration bit that, when set, causes the registers to reload from OTP whenever a watchdog fault is asserted. The OTP reload time after a high-to-low transition on EN0 or after a watchdog violation takes approximately 1μs.

For full safety-related information, contact Maxim Integrated.

Table 3. Diagnostics

Table 4. ASIL Safety Diagnostics

Table 4. ASIL Safety Diagnostics (continued)

Typical Application Circuit

Ordering Information

For variants with different options, contact the factory.

/V Denotes an automotive qualified part.

Y Denotes a side-wettable package.

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

**Future product—contact factory for availability.*

Revision History

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Supervisory Circuits](https://www.x-on.com.au/category/semiconductors/integrated-circuits-ics/power-management-ics/supervisory-circuits) *category:*

Click to view products by [Maxim](https://www.x-on.com.au/manufacturer/maxim) *manufacturer:*

Other Similar products are found below :

[CAT1161LI-25-G](https://www.x-on.com.au/mpn/onsemiconductor/cat1161li25g) [CAT853STBI-T3](https://www.x-on.com.au/mpn/onsemiconductor/cat853stbit3) [CAT1026LI-30-G](https://www.x-on.com.au/mpn/onsemiconductor/cat1026li30g) [CAT1320LI-25-G](https://www.x-on.com.au/mpn/onsemiconductor/cat1320li25g) [TC54VN2402EMB713](https://www.x-on.com.au/mpn/microchip/tc54vn2402emb713) [MCP1316T-44NE/OT](https://www.x-on.com.au/mpn/microchip/mcp1316t44neot) [MCP1316MT-](https://www.x-on.com.au/mpn/microchip/mcp1316mt45geot)[45GE/OT](https://www.x-on.com.au/mpn/microchip/mcp1316mt45geot) [MCP1316MT-23LI/OT](https://www.x-on.com.au/mpn/microchip/mcp1316mt23liot) [MAX8997EWW+](https://www.x-on.com.au/mpn/maxim/max8997eww) [MAX6725AKASYD3-LF-T](https://www.x-on.com.au/mpn/maxim/max6725akasyd3lft) [DS1232L](https://www.x-on.com.au/mpn/maxim/ds1232l) [NCV302HSN45T1G](https://www.x-on.com.au/mpn/onsemiconductor/ncv302hsn45t1g) [PT7M6130NLTA3EX](https://www.x-on.com.au/mpn/diodesincorporated/pt7m6130nlta3ex) [PT7M7811STBEX-2017](https://www.x-on.com.au/mpn/diodesincorporated/pt7m7811stbex2017) [S-1000N28-I4T1U](https://www.x-on.com.au/mpn/ablic/s1000n28i4t1u) [CAT1161LI-28-G](https://www.x-on.com.au/mpn/onsemiconductor/cat1161li28g) [MCP1321T-29AE/OT](https://www.x-on.com.au/mpn/microchip/mcp1321t29aeot) [MCP1319MT-47QE/OT](https://www.x-on.com.au/mpn/microchip/mcp1319mt47qeot) [S-1000N23-I4T1U](https://www.x-on.com.au/mpn/ablic/s1000n23i4t1u) [S-](https://www.x-on.com.au/mpn/ablic/s1000n19i4t1u)[1000N19-I4T1U](https://www.x-on.com.au/mpn/ablic/s1000n19i4t1u) [CAT824UTDI-GT3](https://www.x-on.com.au/mpn/onsemiconductor/cat824utdigt3) [TC54VC2502ECB713](https://www.x-on.com.au/mpn/microchip/tc54vc2502ecb713) [PT7M6133NLTA3EX](https://www.x-on.com.au/mpn/diodesincorporated/pt7m6133nlta3ex) [PT7M6127NLTA3EX](https://www.x-on.com.au/mpn/diodesincorporated/pt7m6127nlta3ex) [AP0809ES3-r](https://www.x-on.com.au/mpn/chipown/ap0809es3r) [HG811RM4/TR](https://www.x-on.com.au/mpn/hgsemi/hg811rm4tr) [MD7030C](https://www.x-on.com.au/mpn/mingda/md7030c) [MD7033C](https://www.x-on.com.au/mpn/mingda/md7033c) [MD7019](https://www.x-on.com.au/mpn/mingda/md7019) [MD7020](https://www.x-on.com.au/mpn/mingda/md7020) [MD7021](https://www.x-on.com.au/mpn/mingda/md7021) [MD7023](https://www.x-on.com.au/mpn/mingda/md7023) [MD7024](https://www.x-on.com.au/mpn/mingda/md7024) [MD7027](https://www.x-on.com.au/mpn/mingda/md7027) [MD7030](https://www.x-on.com.au/mpn/mingda/md7030) [MD7033](https://www.x-on.com.au/mpn/mingda/md7033) [MD7035](https://www.x-on.com.au/mpn/mingda/md7035) [MD7036](https://www.x-on.com.au/mpn/mingda/md7036) [MD7039](https://www.x-on.com.au/mpn/mingda/md7039) [MD7040](https://www.x-on.com.au/mpn/mingda/md7040) [MD7044](https://www.x-on.com.au/mpn/mingda/md7044) [MD7050](https://www.x-on.com.au/mpn/mingda/md7050) [MD7015](https://www.x-on.com.au/mpn/mingda/md7015) [MD7022](https://www.x-on.com.au/mpn/mingda/md7022) [MD7028](https://www.x-on.com.au/mpn/mingda/md7028) [MD7031](https://www.x-on.com.au/mpn/mingda/md7031) [MD7042](https://www.x-on.com.au/mpn/mingda/md7042) [MD7043](https://www.x-on.com.au/mpn/mingda/md7043) [MD7047](https://www.x-on.com.au/mpn/mingda/md7047) [MD7060](https://www.x-on.com.au/mpn/mingda/md7060)