## MAX2078

## Octal-Channel Ultrasound Front-End with CW Doppler Mixers

## Benefits and Features

- 8 Full Channels of LNA, VGA, AAF, and CWD Mixers in a Small, $10 \mathrm{~mm} \times 10 \mathrm{~mm}$ TQFN Package
- Pin Compatible with MAX2077 with LNA, VGA, and AAF in $10 \mathrm{~mm} \times 10 \mathrm{~mm}$ TQFN Variant
- Ultra-Low Full-Channel Noise Figure of 2.4 dB at $\mathrm{R}_{\text {IN }}=\mathrm{R}_{\mathrm{S}}=200 \Omega$
- Low Output-Referred Noise of $23 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ at 5 MHz , 20dB Gain, Yielding a Broadband SNR of 68dB** for Excellent Second-Harmonic Imaging
- High Near-Carrier SNR of $140 \mathrm{dBc} / \mathrm{Hz}$ at 1 kHz Offset from a $5 \mathrm{MHz}, 1 \mathrm{~V}_{\text {P-p }}$ Output Signal, and 20 dB of Gain for Excellent Low-Velocity PW and Color-Flow Doppler Sensitivity in a High-Clutter Environment
- Ultra-Low-Power 64.8mW per Full-Channel (LNA, VGA, and AAF) Normal Imaging Mode ( 234 mW per Channel in CWD Mode)
- Selectable Active Input-Impedance Matching of $50 \Omega$, $100 \Omega, 200 \Omega$, and $1 \mathrm{k} \Omega$
- Wide Input-Voltage Range of $330 \mathrm{mV} V_{\text {P-P }}$ in High LNA Gain Mode and 550 mV P-p in Low LNA Gain Mode
- Integrated Selectable 3 -Pole $9 \mathrm{MHz}, 10 \mathrm{MHz}, 15 \mathrm{MHz}$, and 18 MHz Butterworth AAF
- Fast-Recovery, Low-Power Modes (< $2 \mu \mathrm{~s}$ )
- Fully Integrated, High Dynamic Range CWD Beamformer with Near-Carrier SNR of $154 \mathrm{dBc} / \mathrm{Hz}$ at 1 kHz Offset from a $1.25 \mathrm{MHz}, 200 \mathrm{mV}$ P-P Input Clutter Signal
**When coupled with the MAX1437B ADC.

Ordering Information appears at end of data sheet.

## Typical Application Circuit



## Octal-Channel Ultrasound Front-End with CW Doppler Mixers

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

$\mathrm{Cl}_{-}, \mathrm{CQ}_{-}, \mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{REF}}$ analog and digital control signals must be applied in this order
Input Differential Voltage ...........................2.0V $\mathrm{V}_{\text {P-P }}$ differential
Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
68 -Pin TQFN (derated $40 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ................ 4 W
Operating Temperature Range (Note 1)................. $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$
Junction Temperature ...................................................... $+150^{\circ} \mathrm{C}$
Storage Temperature Range ............................ $-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ................................. $+300^{\circ} \mathrm{C}$
Soldering Temperature (reflow)....................................... $+260^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Information

PACKAGE TYPE: 64 TQFN

| Package Code | T6800+2 |
| :--- | :--- |
| Outline Number | $\underline{21-0142}$ |
| Land Pattern Number | $\underline{90-0099}$ |
| THERMAL RESISTANCE, FOUR-LAYER BOARD (Note 2, Note 3) |  |
| Junction to Ambient $\left(\theta_{\mathrm{JA}}\right)$ | $20^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction to Case $\left(\theta_{\mathrm{JC}}\right)$ | $0.5^{\circ} \mathrm{C} / \mathrm{W}$ |

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a " + ", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Note 2: Junction temperature $\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{C}}+\left(\theta_{\mathrm{JC}} \times \mathrm{V}_{\mathrm{CC}} \times \mathrm{I}_{\mathrm{CC}}\right)$. This formula can only be used if the component is soldered down to a printed circuit board pad containing multiple ground vias to remove the heat. The junction temperature must not exceed $150^{\circ} \mathrm{C}$.
Note 3: Junction temperature $T_{J}=T_{A}+\left(\theta_{J A} \times V_{C C} \times I_{C C}\right)$, assuming there is no heat removal from the exposed pad. The junction temperature must not exceed $150^{\circ} \mathrm{C}$.

## DC Electrical Characteristics

(Typical Application Circuit, $\mathrm{V}_{\mathrm{REF}}=2.475 \mathrm{~V}$ to $2.525 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 1}=3.13 \mathrm{~V}$ to $3.47 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=4.5 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{GND}}=0 \mathrm{~V}$, $C L P=0, P D=0$, no $R F$ signals applied. Typical values are at $\mathrm{V}_{\mathrm{CC} 1}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 4)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| 3.3 V Supply Voltage | $\mathrm{V}_{\mathrm{CC} 1}$ |  | 3.13 | 3.3 | 3.47 | V |
| $4.75 \mathrm{~V} / 5 \mathrm{~V}$ Supply Voltage | $\mathrm{V}_{\mathrm{CC} 2}$ |  | 4.5 | 4.75 | 5.25 | V |
| External Reference Voltage Range | $\mathrm{V}_{\mathrm{REF}}$ | (Note 5) | 2.475 | 2.525 | V |  |
| CMOS Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | Applies to CMOS control inputs | 2.5 |  | V |  |
| CMOS Input Low Voltage | $\mathrm{V}_{\mathrm{IL}}$ | Applies to CMOS control inputs |  | 0.8 | V |  |
| CMOS Input Leakage Current | $\mathrm{I}_{\mathrm{IN}}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, applies to CMOS control inputs; <br> 0 V to 3.47 V |  | 10 | $\mu \mathrm{~A}$ |  |
| DATA Output High Voltage | DOUT_HI | $10 \mathrm{M} \Omega$ load |  | $\mathrm{V}_{\mathrm{CC} 1}$ | V |  |
| DATA Output Low Voltage | DOUT_LO | $10 \mathrm{M} \Omega$ load | 0 | V |  |  |

## DC Electrical Characteristics—VGA Mode

(Typical Application Circuit, $\mathrm{V}_{\mathrm{REF}}=2.475 \mathrm{~V}$ to $2.525 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 1}=3.13 \mathrm{~V}$ to $3.47 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=4.5 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{GND}}=$ $0 \mathrm{~V}, \mathrm{NP}=0, \mathrm{~V} / \mathrm{C}=1, \mathrm{CLP}=0, \mathrm{PD}=0$, no RF signals applied. Typical values are at $\mathrm{V}_{\mathrm{CC} 1}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 4)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX |
| :--- | :---: | :--- | ---: | :---: | :---: |
| UNITS |  |  |  |  |  |
| 4.75V/5V Supply Standby Current | I_NP_5V_TOT | NP = 1, all channels | 3.9 | 6 | mA |
| 3V Supply Standby Current | I_NP_3V_TOT | NP = 1, all channels | 1.7 | 3 | mA |
| 4.75V/5V Power-Down Current | I_PD_5V_TOT | PD = 1, all channels | 0.4 | 10 | $\mu \mathrm{~A}$ |
| 3V Power-Down Current | I_PD_3V_TOT | PD = VCC1, all channels | 0.3 | 10 | $\mu \mathrm{~A}$ |
| 3V Supply Current per Channel | I_3V_NM | Total I divided by 8, VG+ - VG- =-2V | 11 | 16 | mA |
| 4.75V/5V Supply Current per Channel | I_5V_NM | Total I divided by 8 | 6.0 | 8.3 | mA |
| DC Power per Channel | P_NM |  | 64.8 | 92.3 | mW |
| Differential Analog Control Voltage <br> Range | VGAIN_RANG | VG+ - VG- | $\pm 3$ | V |  |
| Common-Mode Voltage for Difference <br> Analog Control | VGAIN_COMM | (VG+ + VG-)/2 | 1.65 | $\pm 5 \%$ | V |
| Source/Sink Current for Gain Control <br> Pins | I_ACONTROL | Per pin | $\pm 1.6$ | $\pm 3.5$ | $\mu \mathrm{~A}$ |
| Reference Voltage Input | V |  | 2.475 | 2.525 | V |
| Reference Current |  | 9.7 | 13 | $\mu \mathrm{~A}$ |  |
| Output Common-Mode Level | VCMO |  | 1.73 | V |  |

## DC Electrical Characteristics-CW Mode

(Typical Application Circuit, $\mathrm{V}_{\mathrm{REF}}=2.475 \mathrm{~V}$ to $2.525 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 1}=3.13 \mathrm{~V}$ to $3.47 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=4.5 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{GND}}=0 \mathrm{~V}$, $\mathrm{NP}=0, \mathrm{PD}=0, \mathrm{CLP}=0, \mathrm{~V} / \mathrm{C}=0$, no RF signals applied. CI_, CQ_pulled up to 11 V through four separate $0.1 \% 162 \Omega$ resistors. Typical values are at $\mathrm{V}_{\mathrm{CC} 1}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 4)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference Current | IREF |  |  | 82.7 |  | $\mu \mathrm{A}$ |
| Mixer LVDS LO Input Common-Mode Voltage | V_LVDS_CM | LO+ and LO- |  | $1.25 \pm 0.2$ |  | V |
| LVDS LO Differential Input Voltage | V_LVDS_DM | Common-mode input voltage $=1.25 \mathrm{~V}$ (Note 6) | 200 | 700 |  | $m V_{P-P}$ |
| LVDS LO Input Common-Mode Current | I_LVDS_CM | Current out of each pin, V_LVDS_CM $=1.25 \mathrm{~V}$ |  | 130 |  | $\mu \mathrm{A}$ |
| LVDS LO Differential Input Resistance | R_DM_LVDS | (Note 7) | 4 |  |  | k $\Omega$ |
| POWER-DOWN MODE |  |  |  |  |  |  |
| 4.75V/5V Supply Current per Channel | I_C_5V_P | $\mathrm{PD}=1$ |  | 0.6 | 10 | $\mu \mathrm{A}$ |
| 3.3V Supply Current per Channel | I_C_3_3V_P | $\mathrm{PD}=1$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| LOW-POWER MODE |  |  |  |  |  |  |
| $4.75 \mathrm{~V} / 5 \mathrm{~V}$ Supply Current per Channel | I_C_5V_L | CLP = 1 |  | 27 | 30 | mA |
| 3.3V Supply Current per Channel | I_C_3_3V_L | CLP = 1 |  | 0.4 | 0.95 | mA |
| 11V Supply Current per Channel | I_C_11V_L | CLP = 1 |  | 6.8 | 8.4 | mA |
| On-Chip Power Dissipation (All 8 Channels) | PDIS_FP_TOT_L | CLP = 1 |  | 1.44 | 1.7 | W |
| NORMAL POWER MODE |  |  |  |  |  |  |
| 4.75V/5V Supply Current per Channel | I_C_5V_N |  |  | 31 | 34 | mA |
| 3.3V Supply Current per Channel | I_C_3_3V_N |  |  | 0.4 | 0.95 | mA |
| 11V Supply Current per Channel | I_C_11V_N |  |  | 11.3 | 13 | mA |
| On-Chip Power Dissipation (All 8 Channels) | PDIS_FP_TOT_N | (Note 8) |  | 1.87 | 2.2 | W |

## AC Electrical Characteristics

(Typical Application Circuit, $\mathrm{V}_{\mathrm{REF}}=2.475 \mathrm{~V}$ to $2.525 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 1}=3.13 \mathrm{~V}$ to $3.47 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=4.5 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{GND}}=0 \mathrm{~V}$, $\mathrm{NP}=0, \mathrm{PD}=0, \mathrm{D} 43 / \mathrm{D} 42 / \mathrm{D} 41 / \mathrm{D} 40=1 / 0 / 1 / 0\left(\mathrm{R}_{\mathrm{IN}}=200 \Omega\right.$, LNA gain $=18.5 \mathrm{~dB}, \mathrm{D} 45 / \mathrm{D} 44=1 / 1(\mathrm{f} \mathrm{C}=18 \mathrm{MHz}), \mathrm{f}_{\mathrm{RF}}=\mathrm{f}_{\mathrm{LO}} / 16=5 \mathrm{MHz}$, capacitance to GND at each of the VGA differential outputs is 25 pF , differential capacitance across VGA outputs is $15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ differential, reference noise less than $10 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ from 1 kHz to 20 MHz , DOUT loaded with $10 \mathrm{M} \Omega$ and 60 pF . Typical values are at $\mathrm{V}_{\mathrm{CC}}$ $=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 4)

| PARAMETER | CONDITIONS | MIN | TYP |
| :--- | :--- | :---: | :---: |
| Mode Select Response Time <br> (Note 9) | V/C stepped from 0 to 1, DC stable within 10\% | 1 | UNITS |
|  | V/C stepped from 1 to 0, DC stable within 10\% | 1 | $\mu \mathrm{~s}$ |
| High Gain Maximum Input- <br> Voltage Range | High LNA gain D43/D42/D41/D40 $=1 / 0 / 1 / 0$ | 0.33 | VP-P <br> differential |
| Low Gain Maximum Input-Voltage <br> Range | Low LNA gain D43/D42/D41/D40 $=0 / 0 / 0 / 1$ | 0.6 | VP-P <br> differential |

## AC Electrical Characteristics-VGA Mode

(Typical Application Circuit, $\mathrm{V}_{\mathrm{REF}}=2.475 \mathrm{~V}$ to $2.525 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 1}=3.13 \mathrm{~V}$ to $3.47 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=4.5 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{GND}}=0 \mathrm{~V}$, $\mathrm{V} / \mathrm{C}=1, \mathrm{NP}=0, \mathrm{PD}=0, \mathrm{D} 43 / \mathrm{D} 42 / \mathrm{D} 41 / \mathrm{D} 40=1 / 0 / 1 / 0\left(\mathrm{R}_{\mathrm{IN}}=200 \Omega\right.$, LNA gain $\left.=18.5 \mathrm{~dB}\right), \mathrm{D} 45 / \mathrm{D} 44=1 / 1(\mathrm{f} C=18 \mathrm{MHz}), \mathrm{f}_{\mathrm{RF}}=5 \mathrm{MHz}$, capacitance to GND at each of the VGA differential outputs is 25 pF , differential capacitance across VGA outputs is $15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ differential, reference noise less than $10 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ from 1 kHz to 20 MHz , DOUT loaded with $10 \mathrm{M} \Omega$ and 60 pF . Typical values are at $\mathrm{V}_{\mathrm{CC}}$ $=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 4)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Impedance | D42/D41/D40 $=0 / 0 / 0, \mathrm{R}_{\mathrm{IN}}=50 \Omega$ | 47.5 | 50 | 60 | $\Omega$ |
|  | D42/D41/D40 $=0 / 0 / 1, R_{\text {IN }}=100 \Omega$ | 90 | 100 | 110 |  |
|  | D42/D41/D40 $=0 / 1 / 0, \mathrm{R}_{\text {IN }}=200 \Omega$ | 180 | 200 | 220 |  |
|  | D42/D41/D40 $=0 / 1 / 1, \mathrm{R}_{\mathrm{IN}}=1000 \Omega, \mathrm{f}_{\mathrm{RF}}=2 \mathrm{MHz}$ | 700 | 830 | 1000 |  |
| Noise Figure | $\mathrm{R}_{\mathrm{S}}=\mathrm{R}_{\text {IN }}=50 \Omega$, VG $+-\mathrm{VG}-=+3 \mathrm{~V}$ |  | 4.5 |  | dB |
|  | $\mathrm{R}_{S}=\mathrm{R}_{\text {IN }}=100 \Omega$, VG $+-\mathrm{VG}-=+3 \mathrm{~V}$ |  | 3.4 |  |  |
|  | $\mathrm{R}_{\mathrm{S}}=\mathrm{R}_{\text {IN }}=200 \Omega$, VG $+-\mathrm{VG}-=+3 \mathrm{~V}$ |  | 2.4 |  |  |
|  | $\mathrm{R}_{\mathrm{S}}=\mathrm{R}_{\mathrm{IN}}=1000 \Omega$, VG + - VG- $=+3 \mathrm{~V}$ |  | 2.1 |  |  |
| Low-Gain Noise Figure | $\begin{aligned} & \text { D43/D42/D41/D40 }=0 / 0 / 0 / 1, \text { LNA gain }=12.5 \mathrm{~dB}, \\ & R_{S}=R_{I N}=200 \Omega, V G+-V G-=+3 \mathrm{~V} \end{aligned}$ |  | 3.9 |  | dB |
| Input-Referred Noise Voltage | D43/D42/D41/D40 = 1/1/1/0 |  | 0.9 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Input-Referred Noise Current | D43/D42/D41/D40 = 1/1/1/0 |  | 2.1 |  | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Maximum Gain, High Gain Setting | VG+ - VG- = +3V | 41 | 42.8 | 45 | dB |
| Minimum Gain, High Gain Setting | VG+ - VG- = -3V | 8.5 | 10 | 11 | dB |
| Maximum Gain, Low Gain Setting | D43/D42/D41/D40 $=0 / 0 / 0 / 1, \mathrm{VG}+-\mathrm{VG}-=+3 \mathrm{~V}$ | 34.4 | 36.8 | 38 | dB |
| Minimum Gain, Low Gain Setting | D43/D42/D41/D40 = 0/0/0/1, VG+ - VG- = -3V | 2.5 | 4 | 6 | dB |
| Anti-Aliasing Filter 3dB Corner Frequency | D45/D44 $=0 / 0, \mathrm{f}_{\mathrm{C}}=9 \mathrm{MHz}$ |  | 9 |  | MHz |
|  | D45/D44 $=0 / 1, \mathrm{f}_{\mathrm{C}}=10 \mathrm{MHz}$ |  | 10 |  |  |
|  | D45/D44 $=1 / 0, \mathrm{f}_{\mathrm{C}}=15 \mathrm{MHz}$ |  | 15 |  |  |
|  | D45/D44 $=1 / 1, \mathrm{f}_{\mathrm{C}}=18 \mathrm{MHz}$ |  | 18 |  |  |
| Gain Range | VG+ - VG- = -3V to +3V |  | 33 |  | dB |
| Absolute Gain Error | Measured at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{VG}^{+}}-\mathrm{V}_{V \mathrm{VG}}{ }^{-}=-2 \mathrm{~V}$ |  | $\pm 0.4$ |  | dB |
|  | Measured at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{VG}^{+}-\mathrm{V}_{\mathrm{VG}^{-}}=0 \mathrm{~V}}$ |  | $\pm 0.4$ |  |  |
|  | Measured at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{VG}^{+}}-\mathrm{V}_{\mathrm{VG}^{-}}=+2 \mathrm{~V}$ |  | $\pm 0.4$ |  |  |
| Input Gain Compression | $V_{V_{G}}+V_{V G^{-}}=-3 V$ (VGA minimum gain), gain ratio with $330 \mathrm{mV} V_{\text {P-P }} / 50 \mathrm{mV} V_{P-P}$ input tones |  | 1.4 |  | dB |
|  | LNA low gain $=12.5 \mathrm{~dB}, \mathrm{~V}_{\mathrm{VG}^{+}}-\mathrm{V}_{\mathrm{VG}}{ }^{-}=-3 \mathrm{~V}(\mathrm{VGA}$ minimum gain), gain ratio with $600 \mathrm{mV} V_{P-p} / 50 \mathrm{mV} \mathrm{V}_{\text {P-P }}$ |  | 0.8 |  |  |
| VGA Gain Response Time | Gain step up ( $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~m} V_{\mathrm{P}-\mathrm{P}}$, gain changed from 10 dB to 44 dB , settling time is measured within 1 dB final value) |  | 1.4 |  | $\mu \mathrm{s}$ |
|  | Gain step down $\left(V_{I N}=5 \mathrm{~m} V_{P-P,}\right.$, gain changed from 44 dB to 10 dB , settling time is measured within 1 dB final value) |  | 1.6 |  |  |

## AC Electrical Characteristics-VGA Mode (continued)

(Typical Application Circuit, $\mathrm{V}_{\mathrm{REF}}=2.475 \mathrm{~V}$ to $2.525 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 1}=3.13 \mathrm{~V}$ to $3.47 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=4.5 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{GND}}=0 \mathrm{~V}$, $\mathrm{V} / \mathrm{C}=1, \mathrm{NP}=0, \mathrm{PD}=0, \mathrm{D} 43 / \mathrm{D} 42 / \mathrm{D} 41 / \mathrm{D} 40=1 / 0 / 1 / 0\left(\mathrm{R}_{\mathrm{IN}}=200 \Omega\right.$, LNA gain $\left.=18.5 \mathrm{~dB}\right), \mathrm{D} 45 / \mathrm{D} 44=1 / 1(\mathrm{f} C=18 \mathrm{MHz}), \mathrm{f}_{\mathrm{RF}}=5 \mathrm{MHz}$, capacitance to GND at each of the VGA differential outputs is 25 pF , differential capacitance across VGA outputs is $15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ differential, reference noise less than $10 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ from 1 kHz to 20 MHz , DOUT loaded with $10 \mathrm{M} \Omega$ and 60 pF . Typical values are at $\mathrm{V}_{\mathrm{CC}}$ $=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 4)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VGA Output Offset Under Pulsed Overload | Overdrive is $\pm 10 \mathrm{~mA}$ in clamping diodes, gain at 30 dB , 16 pulses at 5 MHz , repetition rate 20 kHz ; offset is measured at output when RF duty cycle is off |  | 180 |  | mV |
| Small-Signal Output Noise | 20 dB of gain, $\mathrm{V}_{\mathrm{VG}^{+}}-\mathrm{V}_{\mathrm{VG}}{ }^{-}=-0.85 \mathrm{~V}$, no input signal |  | 23 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Large-Signal Output Noise | 20 dB of gain, $\mathrm{V}_{\mathrm{VG}^{+}}-\mathrm{V}_{\mathrm{VG}^{-}}=-0.85 \mathrm{~V}, \mathrm{f}_{\mathrm{RF}}=5 \mathrm{MHz}$, $\mathrm{f}_{\text {NOISE }}=\mathrm{f}_{\text {RF }}+1 \mathrm{kHz}, \mathrm{V}_{\text {OUT }}=1 \mathrm{~V}_{\text {P-P }}$ differential |  | 35 |  | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| Second Harmonic (HD2) | $\mathrm{V}_{\text {IN }}=50 \mathrm{~m} \mathrm{~V}_{\text {P-P }}, \mathrm{f}_{\mathrm{RF}}=2 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=1 \mathrm{~V}_{\text {P-P }}$ |  | -67 |  | dBc |
|  | $\mathrm{V}_{\text {IN }}=50 \mathrm{~m} \mathrm{~V}_{\text {P-P }}, \mathrm{f}_{\mathrm{RF}}=5 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=1 \mathrm{~V}_{\text {P-P }}$ |  | -64.2 |  |  |
| High-Gain IM3 Distortion | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=50 \mathrm{~m} \mathrm{~V}_{\mathrm{P}-\mathrm{P},} \mathrm{f}_{\mathrm{RF} 1}=5 \mathrm{MHz}, \mathrm{f}_{\mathrm{RF} 2}=5.01 \mathrm{MHz}, \\ & \mathrm{~V}_{\text {OUT }}=1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}(\text { Note } 10) \end{aligned}$ | -52 | -61 |  | dBc |
| Low-Gain IM3 Distortion | $\begin{aligned} & \text { D43/D42/D41/D40 }=0 / 0 / 0 / 1\left(R_{\text {IN }}=200 \Omega,\right. \text { LNA gain } \\ & =12.5 \mathrm{~dB}), \mathrm{V}_{\text {IN }}=100 \mathrm{~m} \mathrm{~V}_{\mathrm{P}-\mathrm{P},} \mathrm{f}_{\mathrm{RF} 1}=5 \mathrm{MHz}, \mathrm{f}_{\mathrm{RF} 2}= \\ & 5.01 \mathrm{MHz}, \mathrm{~V}_{\text {OUT }}=1 \mathrm{~V}_{\text {P-P }}(\text { Note 10 }) \end{aligned}$ | -50 | -60 |  | dBc |
| Standby Mode Power-Up Response Time | Gain set for $26 \mathrm{~dB}, \mathrm{f}_{\mathrm{RF}}=5 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$, settled with in 1 dB from transition on NP pin |  | 2.1 |  | $\mu \mathrm{s}$ |
| Standby Mode Power-Down Response Time | To reach DC current target $\pm 10 \%$ |  | 2.0 |  | $\mu \mathrm{s}$ |
| Power-Up Response Time | Gain set for $28 \mathrm{~dB}, \mathrm{f}_{\mathrm{RF}}=5 \mathrm{MHz}, \mathrm{V}_{\mathrm{OUT}}=1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$, settled within 1 dB from transition on PD |  | 2.7 |  | ms |
| Power-Down Response Time | Gain set for $28 \mathrm{~dB}, \mathrm{f}_{\mathrm{RF}}=5 \mathrm{MHz}, \mathrm{DC}$ power reaches $6 \mathrm{~mW} /$ channel, from transition on PD |  | 5 |  | ns |
| Adjacent Channel Crosstalk | $\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}_{\text {P-P }}$ differential, $\mathrm{f}_{\mathrm{RF}}=10 \mathrm{MHz}, 28 \mathrm{~dB}$ of gain |  | -58 |  | dBc |
| Nonadjacent Channel Crosstalk | $\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}_{\text {P-P }}$ differential, $\mathrm{f}_{\text {RF }}=10 \mathrm{MHz}, 28 \mathrm{~dB}$ of gain |  | -71 |  | dBc |
| Phase Matching Between Channels | $\begin{aligned} & \text { Gain }=28 \mathrm{~dB}, \mathrm{~V}_{\mathrm{VG}^{+}}-\mathrm{V}_{\mathrm{VG}^{-}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \\ & \mathrm{f}_{\mathrm{RF}}=10 \mathrm{MHz} \end{aligned}$ |  | $\pm 1.2$ |  | Degrees |
| 3V Supply Modulation Ratio | $\begin{aligned} & \text { Gain }=28 \mathrm{~dB}, \mathrm{~V}_{\mathrm{VG}+}-\mathrm{V}_{\mathrm{VG}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \text {, } \\ & f_{R F}=5 \mathrm{MHz}, \mathrm{f}_{\mathrm{MOD}}=1 \mathrm{kHz}, \mathrm{~V}_{\mathrm{MOD}}=50 \mathrm{~m} \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \text {, ratio of } \\ & \text { output sideband at } 5.001 \mathrm{MHz}, 1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \end{aligned}$ |  | -73 |  | dBc |
| $4.75 \mathrm{~V} / 5 \mathrm{~V}$ Supply Modulation Ratio | $\begin{aligned} & \text { Gain }=28 \mathrm{~dB}, \mathrm{~V}_{\mathrm{VG}+}-\mathrm{V}_{\mathrm{VG}}=0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \text {, } \\ & \mathrm{f}_{\mathrm{RF}}=5 \mathrm{MHz}, \mathrm{f}_{\mathrm{MOD}}=1 \mathrm{kHz}, \mathrm{~V}_{\mathrm{MOD}}=50 \mathrm{~m} \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \text {, ratio of } \\ & \text { output sideband at } 5.001 \mathrm{MHz}, 1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \end{aligned}$ |  | -82 |  | dBc |
| Gain Control Lines CommonMode Rejection Ratio | $\begin{aligned} & \text { Gain }=28 \mathrm{~dB}, \mathrm{~V}_{\mathrm{VG}+}-\mathrm{V}_{\mathrm{VG}}=0.4 \mathrm{~V}, \mathrm{f}_{\mathrm{MOD}}=5 \mathrm{MHz}, \\ & \mathrm{~V}_{\mathrm{MOD}}=50 \mathrm{mV} \mathrm{~V}_{\mathrm{P}-\mathrm{P},}, \mathrm{~V}_{\mathrm{OUT}}=1.0 \mathrm{~V}_{\mathrm{P}-\mathrm{P}} \end{aligned}$ |  | -74 |  | dBc |
| Overdrive Phase Delay | $V_{V G+}-V_{V G}=-3 V$, delay between $V_{I N}=300 \mathrm{~m} V_{P-P}$ and $V_{\text {IN }}=30 \mathrm{mV} \mathrm{V}_{\text {P-P }}$ differential |  | 5 |  | ns |
| Output Impedance | Differential |  | 100 |  | $\Omega$ |

## AC Electrical Characteristics-CW Mode

(Typical Application Circuit, V/C $=0, \mathrm{PD}=0, \mathrm{NP}=0, \mathrm{CLP}=0$, D43/D42/D41/D40 $=1 / 0 / 1 / 0\left(R_{\mathrm{IN}}=200 \Omega, \mathrm{LNA}\right.$ gain $\left.=18.5 \mathrm{~dB}\right)$, $\mathrm{f}_{\mathrm{RF}}=$ $\mathrm{fLO}_{\mathrm{LO}} / 16=5 \mathrm{MHz}, \mathrm{R}_{\mathrm{S}}=200 \Omega, \mathrm{Cl}_{\mathrm{L}}, \mathrm{CQ}_{-}$pulled up to 11 V through four separate $0.1 \% 162 \Omega$ resistors, the rise/fall time of the LVDS clock driving the LO_ is required to be 0.5 ns , reference noise less than $10 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ from 1 kHz to 20 MHz . Typical values are at $\mathrm{V}_{\mathrm{CC} 1}=3.3 \mathrm{~V}$, $\mathrm{V}_{\mathrm{CC} 2}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 4, Note 11)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CW DOPPLER MIXER |  |  |  |  |  |  |
| Mixer RF Frequency Range |  |  | 0.9 |  | 7.6 | MHz |
| LO Frequency Range | LO+ and LO- |  | 16 |  | 120 | MHz |
| Mixer Output Frequency Range |  |  | DC |  | 100 | kHz |
| FULL-POWER MODE |  |  |  |  |  |  |
| Noise Figure | No carrier |  | 3.4 |  |  | dB |
| Noise Figure at $100 \mathrm{mV} \mathrm{P}_{\text {P-P }}$ Input | $100 \mathrm{mV} \mathrm{P}_{\mathrm{P}-\mathrm{P}}$ at input, $\mathrm{f}_{\mathrm{RF}}=\mathrm{f}_{\mathrm{LO}} / 16=1.25 \mathrm{MHz}$, measured at 1 kHz offset |  | 3.6 |  |  | dB |
| Noise Figure at 200 mV P-p Input | $200 \mathrm{mV}_{\mathrm{P}-\mathrm{P}}$ at input, $\mathrm{f}_{\mathrm{RF}}=\mathrm{f}_{\mathrm{LO}} / 16=1.25 \mathrm{MHz}$, measured at 1 kHz offset |  | 4.1 |  |  | dB |
| SNR at $100 \mathrm{mV} \mathrm{V}_{\text {P-P }}$ Input | $100 \mathrm{mV}_{\mathrm{P}-\mathrm{P}}$ at input, $\mathrm{f}_{\mathrm{RF}}=\mathrm{f}_{\mathrm{LO}} / 16=1.25 \mathrm{MHz}$, measured at 1 kHz offset |  | -148.3 |  |  | dBc/Hz |
| SNR at $200 \mathrm{mV} \mathrm{P}_{\text {P-p }}$ Input | $200 \mathrm{mV} \mathrm{P}_{\mathrm{P}}$ at input, $\mathrm{f}_{\mathrm{RF}}=\mathrm{f}_{\mathrm{LO}} / 16=1.25 \mathrm{MHz}$, measured at 1 kHz offset |  | -153.8 |  |  | dBc/Hz |
| Two-Tone Intermodulation IMD3 at 100 mV | $\begin{aligned} & \mathrm{f}_{\mathrm{RF} 1}=5 \mathrm{MHz}, 0.1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}, \mathrm{f}_{\mathrm{RF}}=5.01 \mathrm{MHz} \text { at }-25 \mathrm{dBc}, \\ & \mathrm{f}_{\mathrm{LO}}=80 \mathrm{MHz}(\text { Note } 10) \end{aligned}$ |  | -50 | -55 |  | dBc |
| Two-Tone Intermodulation IMD3 at 200 mV | $\begin{aligned} & f_{R F 1}=5 \mathrm{MHz}, 0.2 V_{\text {P-p }}, f_{R F 2}=5.01 \mathrm{MHz} \text { at }-25 \mathrm{dBc}, \\ & \mathrm{f}_{\mathrm{LO}}=80 \mathrm{MHz}(\text { Note 10) } \end{aligned}$ |  |  | -48.5 |  | dBc |
| Mixer Output-Voltage Compliance | Valid voltage range (AC + DC) on summed mixer output pins |  | 4.5 |  | 12 | V |
| Channel-to-Channel Phase Matching | Measured under zero beat conditions, $\mathrm{V}_{\mathrm{RF}}=$ 100 mV P-P, $\mathrm{f}_{\mathrm{RF}}=5 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=80 \mathrm{MHz}$ (Note 12) |  | $\pm 0.4$ |  |  | Degrees |
| Channel-to-Channel Gain Matching | Measured under zero beat conditions, $\mathrm{V}_{\mathrm{RF}}=$ 100 mV P-P, $\mathrm{f}_{\mathrm{RF}}=5 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=80 \mathrm{MHz}$ (Notes 12,13 ) |  | $\pm 0.2$ |  |  | dB |
| Transconductance | Calculated from LNA input voltage and twice the I or Q current | $\mathrm{f}_{\mathrm{RF}}=0.9 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}} / 16=1 \mathrm{MHz}$ | 19 | 23 | 26 | mS |
|  |  | $\mathrm{f}_{\mathrm{RF}}=7.6 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}} / 16=7.5 \mathrm{MHz}$ | 19 | 22.5 | 26 |  |
| LOW-POWER MODE (CLP = 1) |  |  |  |  |  |  |
| Noise Figure | No carrier |  |  | 3.2 |  | dB |
| Noise Figure at $100 \mathrm{mV} \mathrm{V}_{\text {P-P }}$ Input | $100 \mathrm{mV} \mathrm{P}_{\mathrm{P}-\mathrm{P}}$ on input, $\mathrm{f}_{\mathrm{RF}}=\mathrm{f}_{\mathrm{LO}} / 16=1.25 \mathrm{MHz}$, measured at 1 kHz offset |  |  | 3.5 |  | dB |
| Noise Figure at $200 \mathrm{mV} \mathrm{V}_{\text {P-P }}$ Input | $200 \mathrm{mV} \mathrm{P}_{\text {P-P }}$ on input, $\mathrm{f}_{\mathrm{RF}}=\mathrm{f}_{\mathrm{LO}} / 16=1.25 \mathrm{MHz}$, measured at 1 kHz offset |  |  | 4.3 |  | dB |
| SNR at $100 \mathrm{mV} \mathrm{V}_{\text {P-P }}$ Input | $100 \mathrm{mV} V_{\text {P-P }}$ on input, $\mathrm{f}_{\mathrm{RF}}=\mathrm{f}_{\mathrm{LO}} / 16=1.25 \mathrm{MHz}$, measured at 1 kHz offset |  |  | -148.2 |  | dBc/Hz |
| SNR at $200 \mathrm{mV} \mathrm{V}_{\text {P-P }}$ Input | $200 \mathrm{mV} V_{\text {P-P }}$ on input, $\mathrm{f}_{\mathrm{RF}}=\mathrm{f}_{\mathrm{LO}} / 16=1.25 \mathrm{MHz}$, measured at 1 kHz offset |  |  | -153.6 |  | dBc/Hz |
| Two-Tone Intermodulation IMD3 | $\begin{aligned} & \mathrm{f}_{\mathrm{RF} 1}=5 \mathrm{MHz}, 0.1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}, \mathrm{f}_{\mathrm{RF} 2}=5.01 \mathrm{MHz} \text { at }-25 \mathrm{dBc}, \\ & \mathrm{f}_{\mathrm{LO}}=80 \mathrm{MHz}(\text { Note } 10) \end{aligned}$ |  |  | -44 |  | dBc |

## AC Electrical Characteristics-CW Mode (continued)

(Typical Application Circuit, V/C $=0, \mathrm{PD}=0, \mathrm{NP}=0, \mathrm{CLP}=0$, $\mathrm{D} 43 / \mathrm{D} 42 / \mathrm{D} 41 / \mathrm{D} 40=1 / 0 / 1 / 0\left(\mathrm{R}_{1 \mathrm{~N}}=200 \Omega\right.$, LNA gain $\left.=18.5 \mathrm{~dB}\right)$, $\mathrm{f}_{\mathrm{RF}}=$ $\mathrm{fLO} / 16=5 \mathrm{MHz}, \mathrm{R}_{\mathrm{S}}=200 \Omega, \mathrm{Cl}_{\mathrm{L}}, \mathrm{CQ}_{-}$pulled up to 11 V through four separate $0.1 \% 162 \Omega$ resistors, the rise/fall time of the LVDS clock driving the LO_ is required to be 0.5 ns , reference noise less than $10 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ from 1 kHz to 20 MHz . Typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$, $\mathrm{V}_{\mathrm{CC} 2}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 4, Note 11)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mixer Output-Voltage Compliance | Valid voltage range on summed mixer output pins (Note 11) |  | 4.5 |  | 12 | V |
| Transconductance (Note 15) | Calculated from LNA input voltage and twice the I or Q current | $\begin{aligned} & \hline \mathrm{f}_{\mathrm{RF}}=1.1 \mathrm{MHz}, \\ & \mathrm{f}_{\mathrm{LO}} / 16=1 \mathrm{MHz} \\ & \hline \end{aligned}$ | 19 | 21.5 | 26 | mS |
|  |  | $\begin{aligned} & \mathrm{f}_{\mathrm{RF}}=7.6 \mathrm{MHz}, \\ & \mathrm{f}_{\mathrm{LO}} / 16=7.5 \mathrm{MHz} \end{aligned}$ | 19 | 21.5 | 26 |  |

## AC Electrical Characteristics—Serial Peripheral Interface

(DOUT loaded with 60 pF and $10 \mathrm{M} \Omega$, 2 ns rise and fall edges on CLK.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP |
| :--- | :---: | :---: | :---: | :---: |
| MAX | UNITS |  |  |  |
| Clock Speed |  |  | 5 | 10 |
| Mininimum Data-to-Clock Setup Time | $\mathrm{t}_{\mathrm{CS}}$ |  | MHz |  |
| Mininimum Data-to-Clock Hold Time | $\mathrm{t}_{\mathrm{CH}}$ |  | 0 | ns |
| Mininimum Clock-to- $\overline{C S}$ Setup Time | $\mathrm{t}_{\mathrm{ES}}$ |  | 5 | ns |
| $\overline{\mathrm{CS}}$ Positive Mininimum Pulse Width | $\mathrm{t}_{\mathrm{EW}}$ |  | 1 | ns |
| Mininimum Clock Pulse Width | $\mathrm{t}_{\mathrm{CW}}$ |  | 2 | ns |
| Mininimum $\overline{\mathrm{CS}}$ High to Mixer Clock on | $\mathrm{t}_{\mathrm{MIX}} \overline{\mathrm{CS}}$ |  | 2 | ns |

Note 4: Minimum and maximum limits at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $+70^{\circ} \mathrm{C}$ are guaranteed by design, characterization, and/or production test.
Note 5: Noise performance of the device is dependent on the noise contribution from $\mathrm{V}_{\mathrm{REF}}$. Use a low-noise supply for $\mathrm{V}_{\mathrm{REF}}$.
Note 6: Note that the LVDS CWD LO clocks are DC-coupled. This is to ensure immediate synchronization when the clock is first turned on. An AC-coupled LO is problematic in that the RC time constant associated with the coupling capacitors and the input impedance of the pin causes a period of time (related to the RC time constant) when the DC level on the chip side of the capacitor is outside the acceptable common-mode range and the LO swing does not excede both of the logic thresholds required for proper operation. This problem associated with AC-coupling causes an inability to ensure synchronization among beamforming channels. The LVDS signal is terminated differentially with an external $100 \Omega$ resistor on the board.
Note 7: An external $100 \Omega$ resistor terminates the LVDS differential signal path.
Note 8: Total on-chip power dissipation is calculated as $P_{D I S S}=V_{C C 1} \times I_{C C 1}+V_{C C 2} \times I_{C C 2}+V_{R E F} \times I_{R E F}+\left[11 V-\left(I_{11 V} / 4\right) \times 162\right]$ $x l_{11 \mathrm{~V}}$.
Note 9: This response time does not include the CW output highpass filter. When switching to VGA mode, the CW outputs stop drawing current and the output voltage goes to the rail. If a highpass filter is used, the recovery time can be excessive and a switching network is recommended, as shown in the Applications Information section.
Note 10: See the Ultrasound-Specific IMD3 Specification section.
Note 11: The reference input noise is given for 8 channels, knowing that the reference-noise contributions are correlated in all 8 channels. If more channels are used, the reference noise must be reduced to get the best noise performance.
Note 12: Channel-to-channel gain and phase matching measured on 30 pieces during engineering characterization at room temperature. Each mixer is used as a phase detector and produces a DC voltage in the IQ plane. The phase is given by the angle of the vector drawn on that plane. Multiple channels from multiple parts are compared to each other to produce the phase variation.
Note 13: Voltage gain is measured by subtracting the output-voltage signal from the input-voltage signal. The output-voltage signal is obtained by taking the differential CW I output and summing it in quadrature with the differential CW Q output. The input voltage is defined as the differential voltage applied to the CW input pins.
Note 14: Mixer output-voltage compliance is the range of acceptable voltages allowed on the CW mixer outputs.
Note 15: Transconductance is defined as the quadrature-combined CW differential output current at baseband divided by the mixer's input voltage.

## Typical Operating Characteristics

(Typical Application Circuit, $\mathrm{V}_{\mathrm{REF}}=2.475 \mathrm{~V}$ to $2.525 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 1}=3.13 \mathrm{~V}$ to $3.47 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=4.5 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{GND}}=0 \mathrm{~V}$, $\overrightarrow{N P}=0, P D=0, C L P=0, D 43 / D 42 / D 41 / D 40=1 / 0 / 1 / 0\left(R_{I N}=200 \Omega, L N A\right.$ gain $\left.=18.5 \mathrm{~dB}\right), \mathrm{D} 45 / \mathrm{D} 44=1 / 1\left(\mathrm{f}_{\mathrm{C}}=18 \mathrm{MHz}\right), \mathrm{f}_{\mathrm{RF}}=\mathrm{f}_{\mathrm{LO}} / 16=$ 5 MHz , capacitance to GND at each of the VGA differential outputs is 25 pF , differential capacitance across VGA outputs is $15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=$ $1 \mathrm{k} \Omega$ differential, $\mathrm{R}_{\mathrm{S}}=200 \Omega, \mathrm{Cl}_{2}, \mathrm{CQ}_{\text {_ }}$ pulled up to 11 V through four separate $0.1 \% 162 \Omega$ resistors, the rise/fall time of the LVDS clock driving the LO_ is required to be 0.5 ns , reference noise less than $10 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ from 1 kHz to 20 MHz , DOUT loaded with $10 \mathrm{M} \Omega$ and 60 pF . Typical values are at $\mathrm{V}_{\mathrm{CC} 1}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Octal-Channel Ultrasound Front-End with CW Doppler Mixers

## Typical Operating Characteristics (continued)

(Typical Application Circuit, $\mathrm{V}_{\mathrm{REF}}=2.475 \mathrm{~V}$ to $2.525 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 1}=3.13 \mathrm{~V}$ to $3.47 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=4.5 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{GND}}=0 \mathrm{~V}$, $N P=0, P D=0, C L P=0, D 43 / D 42 / D 41 / D 40=1 / 0 / 1 / 0\left(R_{I N}=200 \Omega\right.$, LNA gain $\left.=18.5 \mathrm{~dB}\right), \mathrm{D} 45 / \mathrm{D} 44=1 / 1\left(\mathrm{f}_{\mathrm{C}}=18 \mathrm{MHz}\right), \mathrm{f}_{\mathrm{RF}}=\mathrm{f}_{\mathrm{LO}} / 16=$ 5 MHz , capacitance to GND at each of the VGA differential outputs is 25 pF , differential capacitance across VGA outputs is $15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=$ $1 \mathrm{k} \Omega$ differential, $\mathrm{R}_{\mathrm{S}}=200 \Omega, \mathrm{Cl}_{2}, \mathrm{CQ}_{\text {_ }}$ pulled up to 11 V through four separate $0.1 \% 162 \Omega$ resistors, the rise/fall time of the LVDS clock driving the LO_ is required to be 0.5 ns , reference noise less than $10 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ from 1 kHz to 20 MHz , DOUT loaded with $10 \mathrm{M} \Omega$ and 60 pF . Typical values are at $\mathrm{V}_{\mathrm{CC} 1}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Octal-Channel Ultrasound Front-End with CW Doppler Mixers

## Typical Operating Characteristics (continued)

(Typical Application Circuit, $\mathrm{V}_{\mathrm{REF}}=2.475 \mathrm{~V}$ to $2.525 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 1}=3.13 \mathrm{~V}$ to $3.47 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=4.5 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{GND}}=0 \mathrm{~V}$, $N P=0, P D=0, C L P=0, D 43 / D 42 / D 41 / D 40=1 / 0 / 1 / 0\left(R_{I N}=200 \Omega\right.$, LNA gain $\left.=18.5 \mathrm{~dB}\right), \mathrm{D} 45 / \mathrm{D} 44=1 / 1\left(\mathrm{f}_{\mathrm{C}}=18 \mathrm{MHz}\right), \mathrm{f}_{\mathrm{RF}}=\mathrm{f}_{\mathrm{LO}} / 16=$ 5 MHz , capacitance to GND at each of the VGA differential outputs is 25 pF , differential capacitance across VGA outputs is $15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=$ $1 \mathrm{k} \Omega$ differential, $\mathrm{R}_{\mathrm{S}}=200 \Omega, \mathrm{Cl}_{2}, \mathrm{CQ}_{\mathrm{L}}$ pulled up to 11 V through four separate $0.1 \% 162 \Omega$ resistors, the rise/fall time of the LVDS clock driving the LO_ is required to be 0.5 ns , reference noise less than $10 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ from 1 kHz to 20 MHz , DOUT loaded with $10 \mathrm{M} \Omega$ and 60 pF . Typical values are at $\mathrm{V}_{\mathrm{CC} 1}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Octal-Channel Ultrasound Front-End with CW Doppler Mixers

## Typical Operating Characteristics (continued)

(Typical Application Circuit, $\mathrm{V}_{\mathrm{REF}}=2.475 \mathrm{~V}$ to $2.525 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 1}=3.13 \mathrm{~V}$ to $3.47 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=4.5 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{GND}}=0 \mathrm{~V}$, $N P=0, P D=0, C L P=0, D 43 / D 42 / D 41 / D 40=1 / 0 / 1 / 0\left(R_{I N}=200 \Omega\right.$, LNA gain $\left.=18.5 \mathrm{~dB}\right), \mathrm{D} 45 / \mathrm{D} 44=1 / 1\left(\mathrm{f}_{\mathrm{C}}=18 \mathrm{MHz}\right), \mathrm{f}_{\mathrm{RF}}=\mathrm{f}_{\mathrm{LO}} / 16=$ 5 MHz , capacitance to GND at each of the VGA differential outputs is 25 pF , differential capacitance across VGA outputs is $15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=$ $1 \mathrm{k} \Omega$ differential, $\mathrm{R}_{\mathrm{S}}=200 \Omega, \mathrm{CI}_{\_}, \mathrm{CQ}_{-}$pulled up to 11 V through four separate $0.1 \% 162 \Omega$ resistors, the rise/fall time of the LVDS clock driving the LO_ is required to be 0.5 ns , reference noise less than $10 \mathrm{nV} / \sqrt{\mathrm{Hz}}$ from 1 kHz to 20 MHz , DOUT loaded with $10 \mathrm{M} \Omega$ and 60 pF . Typical values are at $\mathrm{V}_{\mathrm{CC} 1}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC} 2}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


Pin Configuration


## Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | IN2 | Channel 2 Input |
| 2 | INC2 | Channel 2 Clamp Input. Connect to a coupling capacitor. See the Typical Application Circuit for details. |
| 3 | ZF3 | Channel 3 Active Impedance Matching Line. AC-couple to source with a 10nF capacitor. |
| 4 | IN3 | Channel 3 Input |
| 5 | INC3 | Channel 3 Clamp Input. Connect to a coupling capacitor. See the Typical Application Circuit for details. |
| 6 | ZF4 | Channel 4 Active Impedance Matching Line. AC-couple to source with a 10nF capacitor. |
| 7 | IN4 | Channel 4 Input |
| 8 | INC4 | Channel 4 Clamp Input. Connect to the input coupling capacitor. See the Typical Application Circuit for details. |
| 9, 28, 31 | GND | Ground |
| 10 | AG | AC Ground. Connect a low-ESR $1 \mu \mathrm{~F}$ capacitor to ground. |
| 11 | ZF5 | Channel 5 Active Impedance Matching Line. AC-couple to source with a 10nF capacitor. |
| 12 | IN5 | Channel 5 Input |
| 13 | INC5 | Channel 5 Clamp Input. Connect to a coupling capacitor. See the Typical Application Circuit for details. |
| 14 | ZF6 | Channel 6 Active Impedance Matching Line. AC-couple to source with a 10nF capacitor. |
| 15 | IN6 | Channel 6 Input |
| 16 | INC6 | Channel 6 Clamp Input. Connect to a coupling capacitor. See the Typical Application Circuit for details. |
| 17 | ZF7 | Channel 7 Active Impedance Matching Line. AC-couple to source with a 10nF capacitor. |
| 18 | IN7 | Channel 7 Input |
| 19 | INC7 | Channel 7 Clamp Input. Connect to the input coupling capacitor. See the Typical Application Circuit for details. |
| 20 | ZF8 | Channel 8 Active Impedance Matching Line. AC-couple to source with a 10nF capacitor. |
| 21 | IN8 | Channel 8 Input |
| 22 | INC8 | Channel 8 Clamp Input. Connect to a coupling capacitor. See the Typical Application Circuit for details. |
| $\begin{aligned} & 23,33, \\ & 53,64 \end{aligned}$ | VCC2 | 4.75 V Power Supply. Connect to an external 4.75 V power supply. Connect all 4.75 V supply pins together externally and bypass with 100 nF capacitors as close as possible to the pin. |
| 24 | VREF | External 2.5V Reference Supply. Connect to a low-noise power supply. Bypass to GND with a $0.1 \mu \mathrm{~F}$ capacitor as close as possible to the pins. Note that noise performance of the device is dependent on the noise contribution from $V_{R E F}$. Use a low-noise supply for $V_{R E F}$. |
| 25, 44, 63 | VCC1 | 3.3V Power Supply. Connect to an external 3.3 V power supply. Connect all 3.3 V supply pins together externally and bypass with 100 nF capacitors as close as possible to the pin. |
| 26 | VG+ | VGA Analog Gain Control Differential Input. Set the differential voltage to -3V for minimum gain and |
| 27 | VG- | to +3 V for maximum gain. |
| 29 | CLP | CW Low-Power Mode Select Input. Drive CLP high to place CW mixers in low-power mode. |
| 30 | PD | Power-Down Mode Select Input. Set PD to $\mathrm{V}_{\mathrm{CC} 1}$ to place the entire device in power-down mode. Drive PD low for normal operation. This mode overrides the standby mode. |
| 32 | DOUT | Serial Port Data Output. Data output for ease of daisy-chain programming. The level is 3.3V CMOS. |
| 34 | OUT8- | Channel 8 Negative Differential Output |
| 35 | OUT8+ | Channel 8 Positive Differential Output |
| 36 | OUT7- | Channel 7 Negative Differential Output |

## Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 37 | OUT7+ | Channel 7 Positive Differential Output |
| 38 | OUT6- | Channel 6 Negative Differential Output |
| 39 | OUT6+ | Channel 6 Positive Differential Output |
| 40 | OUT5- | Channel 5 Negative Differential Output |
| 41 | OUT5+ | Channel 5 Positive Differential Output |
| 42 | LO- |  |
| 43 | LO+ | Differential Local Oscillator Input. LO is |
| 45 | OUT4- | Channel 4 Negative Differential Output |
| 46 | OUT4+ | Channel 4 Positive Differential Output |
| 47 | OUT3- | Channel 3 Negative Differential Output |
| 48 | OUT3+ | Channel 3 Positive Differential Output |
| 49 | OUT2- | Channel 2 Negative Differential Output |
| 50 | OUT2+ | Channel 2 Positive Differential Output |
| 51 | OUT1- | Channel 1 Negative Differential Output |
| 52 | OUT1+ | Channel 1 Positive Differential Output |
| 54 | CLK | Serial Port Clock Input (Positive Edge Triggered). 3.3V CMOS. Clock input for programming the serial shift registers. |
| 55 | DIN | Serial Port Data Input. 3.3V CMOS. Data input to program the serial shift registers. |
| 56 | CS | Serial Port Chip Select Input. 3.3V CMOS. Used to store programming bits in registers, as well as in CW mode, synchronizing all channel phases (on a rising edge). |
| 57 | NP | VGA Standby Mode Select Input. Set NP to 1 to place the entire device in standby mode. Overrides soft channel shutdown in serial shift register, but not general power-down (PD). |
| 58 | V/C | VGA/CW Mode Select Input. Set V/C to a logic-high to enable the VGAs and disable CW mode. Set V/C to a logic-low to enable the CW mixers and disable the VGA mode. |
| 59 | CQ- | 8-Channel CW Negative Quadrature Output. Connect to an external 11V power supply with a $162 \Omega$ external pullup resistor. |
| 60 | CQ+ | 8-Channel CW Positive Quadrature Output. Connect to an external 11V power supply with a $162 \Omega$ external pullup resistor. |
| 61 | $\mathrm{Cl}-$ | 8-Channel CW Negative In-Phase Output. Connect to an external 11V power supply with a $162 \Omega$ external pullup resistor. |
| 62 | CI+ | 8-Channel CW Positive In-Phase Output. Connect to an external 11V power supply with a $162 \Omega$ external pullup resistor. |
| 65 | ZF1 | Channel 1 Active Impedance Matching Line. AC-couple to source with a 10 nF capacitor. |
| 66 | IN1 | Channel 1 Input |
| 67 | INC1 | Channel 1 Clamp Input. Connect to the input coupling capacitor. See the Typical Application Circuit for details. |
| 68 | ZF2 | Channel 2 Active Impedance Matching Line. AC-couple to source with a 10 nF capacitor. |
| - | EP | Exposed Pad. Internally connected to ground. Connect to a large ground plane using multiple vias to maximize thermal and electrical performance. Not intended as an electrical connection point. |

Block Diagram


## Octal-Channel Ultrasound Front-End with CW Doppler Mixers

## Detailed Description

The MAX2078 is a high-density, octal-channel ultrasound receiver optimized for low cost, high-channel count, highperformance portable and cart-based ultrasound applications. The integrated octal LNA, VGA, AAF, and programmable CWD beamformer offer a complete multi-specialty, ultrasound receiver solution.
Imaging path dynamic range has been optimized for exceptional second-harmonic performance. The complete imaging receive channel exhibits an exceptional $68 \mathrm{dBFS}{ }^{* *}$ SNR at 5 MHz . The bipolar front-end has also been optimized for exceptionally low near-carrier modulation noise for exceptional low-velocity pulsed and colorflow Doppler sensitivity under high-clutter conditions, achieving an impressive near-carrier SNR of $140 \mathrm{dBc} / \mathrm{Hz}$ at 1 kHz offset from a $\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}_{\text {P-P }}, 5 \mathrm{MHz}$ clutter signal.
**When coupled with the MAX1437B ADC.

The MAX2078 also integrates an octal quadrature mixer array and programmable LO phase generators for a complete continuous-wave Doppler (CWD) beamforming solution. Separate mixers for each channel are available for optimal CWD sensitivity, yielding an impressive SNR of $154 \mathrm{dBc} / \mathrm{Hz}$ at 1 kHz offset from a $200 \mathrm{~m} V_{\text {P-p }}, 1.25 \mathrm{MHz}$ input signal. The LO phase selection for each channel is programmed using a digital serial interface and a single high-frequency clock. The serial interface is designed to allow multiple devices to be easily daisy-chained to minimize program interface wiring. The outputs of the mixers are summed into single I and Q differential current outputs.

## Modes of Operation

The MAX2078 requires programming before it can be used. The operating modes are controlled by 47 programming bits. Table 1 and 2 show the functions of these programming bits.

Table 1. Summary of Programming Bits

| BIT NAME | DESCRIPTION |
| :---: | :--- |
| D40, D41, D42 | Input impedance programming |
| D43 | LNA gain (D43 = 0 is low gain) |
| D44, D45 | Anti-alias filter fc programming |
| D46 | Don't care |
| D0-D39 | Beamformer programming, from channel 1 to 8 |

Table 2. Logic Functions of Programming Bits

| D46 | D45 | D44 | D43 | D42 | D41 | D40 | MODE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | X | 1 | 0 | 0 | 0 | $\mathrm{R}_{\text {IN }}=50 \Omega$, LNA gain $=18.5 \mathrm{~dB}$ |
| X | X | X | 1 | 0 | 0 | 1 | $\mathrm{R}_{\mathrm{IN}}=100 \Omega$ |
| X | X | X | 1 | 0 | 1 | 0 | $\mathrm{R}_{\text {IN }}=200 \Omega$ |
| X | X | X | 1 | 0 | 1 | 1 | $\mathrm{R}_{\text {IN }}=1000 \Omega$ |
| X | X | X | 0 | 0 | 0 | 0 | $\mathrm{R}_{\mathrm{IN}}=100 \Omega$, LNA gain $=12.5 \mathrm{~dB}$ |
| X | X | X | 0 | 0 | 0 | 1 | $\mathrm{R}_{\text {IN }}=200 \Omega$ |
| X | X | X | 0 | 0 | 1 | 0 | $\mathrm{R}_{\mathrm{IN}}=400 \Omega$ |
| X | X | X | 0 | 0 | 1 | 1 | $\mathrm{R}_{\text {IN }}=2000 \Omega$ |
| X | X | X | 1 | 1 | X | X | Open feedback |
| X | 0 | 0 | X | X | X | X | $\mathrm{f}_{\mathrm{C}}=9 \mathrm{MHz}$ |
| X | 0 | 1 | X | X | X | X | $\mathrm{f}_{\mathrm{C}}=10 \mathrm{MHz}$ |
| X | 1 | 0 | X | X | X | X | $\mathrm{f}_{\mathrm{C}}=15 \mathrm{MHz}$ |
| X | 1 | 1 | X | X | X | X | $\mathrm{f}_{\mathrm{C}}=18 \mathrm{MHz}$ |

X: Don't care

## Octal-Channel Ultrasound Front-End with CW Doppler Mixers

## Low-Noise Amplifier (LNA)

The MAX2078's LNA is optimized for excellent dynamic range and linearity performance characteristics, making it ideal for ultrasound imaging applications. When the LNA is placed in low-gain mode, the input resistance $\left(R_{I N}\right)$, being a function of the gain $A\left(R_{I N}=R_{F} /(1+A)\right)$, increases by a factor of approximately 2. Consequently, the switches that control the feedback resistance ( $\mathrm{R}_{\mathrm{F}}$ ) have to be changed. For instance, the $100 \Omega$ mode in high gain becomes the $200 \Omega$ mode in low gain (see Table 2).

## Variable-Gain Amplifier (VGA)

The MAX2078's VGAs are optimized for high linearity, high dynamic range, and low output-noise performance, all of which are critical parameters for ultrasound imaging applications. Each VGA path includes circuitry for adjusting analog gain, as well as an output buffer with differential output ports (OUT_+, OUT_-) for driving ADCs. See the High-Level CW Mixer and Programmable Beamformer Functional Diagram for details.
The VGA gain can be adjusted through the differential gain control input VG+ and VG-. Set the differential gain control input voltage at -3 V for minimum gain and +3 V for maximum gain. The differential analog control commonmode voltage is 1.65 V (typ).

## Overload Recovery

The device is also optimized for quick overload recovery for operation under the large input signal conditions that are typically found in ultrasound input buffer imaging applications. See the Typical Operating Characteristics for an illustration of the rapid recovery time from a trans-mit-related overload.

## Octal Continuous-Wave (CW) Mixer

The MAX2078 CW mixers are designed using an active double-balanced topology. The mixers achieve high dynamic range and high linearity performance, with exceptionally low thermal and jitter noise, ideal for ultrasound CWD signal reception. The octal quadrature mixer array provides noise performance of $154 \mathrm{dBc} / \mathrm{Hz}$ at 1 kHz offset from a $1.25 \mathrm{MHz}, 200 \mathrm{~m} V_{\text {P-P }}$ input clutter signal and a two-tone third-order ultrasound-specific intermodulation product of -48.5 dBc (typ). See the Ultrasound-Specific IMD3 Specification section.
The octal array exhibits quadrature and in-phase differential current outputs (CQ+, CQ-, CI+, CI-) to produce the total CWD beamformed signal. The maximum differential current output is typically $3 \mathrm{mAP}-\mathrm{P}$ and the mixer-output compliance voltage ranges from 4.5 V to 12 V .

## High-Level CW Mixer and Programmable Beamformer Functional Diagram



## Octal-Channel Ultrasound Front-End with CW Doppler Mixers

Each mixer can be programmed to 1 of 16 phases; therefore, 4 bits are required for each channel for programming. Each CW channel can be programmed to an off state by setting bit Di to 1 . The power-down mode (PD) line overrides this soft shutdown.
After the serial shift registers have been programmed, the $\overline{\mathrm{CS}}$ signal, when going high, loads the phase information in the form of 5 bits per channel into the I/Q phase divider/selectors. This presets the dividers, selecting the appropriate mixer phasing. See Table 3 for mixer phase configurations.

## CW Mixer Output Summation

The outputs from the octal-channel mixer array are summed internally to produce the total CWD summed beamformed signal. The octal array produces eight
differential quadrature (Q) outputs and eight differential in-phase (I) outputs. All quadrature and in-phase outputs are summed into single I and Q differential current outputs (CQ+, CQ-, Cl+, CI-).

## LO Phase Select

The LO phase dividers can be programmed through the shift registers to allow for 16 quadrature phases for a complete CW beamforming solution.

## Synchronization

Figure 1 illustrates the serial programming of the eight individual channels through the serial data port. Note that the serial data can be daisy-chained from one part to another, allowing a single data line to be used to program multiple chips in the system.

Table 3. Mixer Phase Configurations

| PER CHANNEL | MSB |  | $\mathbf{L S B}$ | SHUTDOWN |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PHASE (DEGREE) | $\mathbf{D i}+\mathbf{4}$ | $\mathbf{D i}+\mathbf{3}$ | $\mathbf{D i}+\mathbf{2}$ | $\mathbf{D i}+\mathbf{1}$ | $\mathbf{D i}$ |
| 0 | 0 | 0 | 0 | 0 | $0 / 1$ |
| 22.5 | 1 | 0 | 0 | 0 | $0 / 1$ |
| 45 | 0 | 1 | 0 | 0 | $0 / 1$ |
| 67.5 | 1 | 1 | 0 | 0 | $0 / 1$ |
| 90 | 0 | 0 | 1 | 0 | $0 / 1$ |
| 112.5 | 1 | 0 | 1 | 0 | $0 / 1$ |
| 135 | 0 | 1 | 1 | 0 | $0 / 1$ |
| 157.5 | 1 | 1 | 1 | 0 | $0 / 1$ |
| 180 | 0 | 0 | 0 | 1 | $0 / 1$ |
| 202.5 | 0 | 0 | 0 | 1 | $0 / 1$ |
| 225 | 1 | 1 | 0 | 1 | $0 / 1$ |
| 247.5 | 0 | 0 | 0 | 1 | $0 / 1$ |
| 270 | 1 | 0 | 1 | 1 | $0 / 1$ |
| 292.5 | 0 | 1 | 1 | 1 | 1 |



Figure 1. Data Flow of Serial Shift Register

## VGA and CW Mixer Operation

During normal operation, the MAX2078 is configured so that either the VGA path is enabled while the mixer array is powered down (VGA mode), or the quadrature mixer array is enabled while the VGA path is powered down (CW mode). For VGA mode, set V/C to a logic-high and for CW mode, set V/C to a logic-low.

## Power-Down and Low-Power Mode

The MAX2078 can also be powered down with PD. Set PD to $\mathrm{V}_{\mathrm{CC} 1}$ for power-down mode. In power-down mode, the device draws a total supply current less than $1 \mu \mathrm{~A}$. Set PD to logic-low for normal operation.
A low-power mode is available to lower the required power for CWD operation. When selected, the complex mixers operate at lower quiescent currents and the total per-channel current is lowered to 34.2 mA . Note that operation in this mode slightly reduces the dynamic performance of the device. Table 4 shows the logic function of the standard operating modes.

## Applications Information

## Mode Select Response Time

The mode select response time is the time that the device takes to switch between CW and VGA modes. Figure 2 depicts one possible approach to interfacing the CW outputs to an instrumentation amplifier, which is used to drive an ADC. In this implementation, there are four large-value (in the range of 470 nF to $1 \mu \mathrm{~F}$ ) capacitors between each


Figure 2. Typical Example of a CW Mixer's Output Circuit
of the CQ+, CQ-, Cl+, Cl- outputs and the circuitry they are driving. The output of the CW mixer usually drives the input of an instrumentation amplifier made up of op amps whose input impedance is set by common-mode setting resistors.
There are clearly both a highpass corner and a lowpass corner present in this output network. The lowpass corner is set primarily by the $162 \Omega$ mixer pullup resistors, the series $50 \Omega$ resistors, and the shunt $0.022 \mu \mathrm{~F}$ capacitor. This lowpass corner is used to filter a combination of LO leakage and upper sideband. The highpass corner, however, is of a larger concern since it is dominated by the combination of a $1 \mu$ F DC-blocking capacitor and the pair of shunt $31.6 \mathrm{k} \Omega$ resistors.

## Table 4. Logic Function of Standard Operating Modes

| PD <br> INPUT | V/C | CLP | VGA | CW <br> MIXER | INTERNAL <br> SWITCH <br> TO VGA | INTERNAL <br> SWITCH <br> TO CW <br> MIXER | 3.3V VCC <br> CURRENT <br> CONSUMPTION | 5V VCC <br> CURRENT <br> CONSUMPTION | 11V VMIX <br> CURRENT <br> CONSUMPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | N/A | Off | Off | Off | Off | $0.3 \mu \mathrm{~A}$ | $0.4 \mu \mathrm{~A}$ | 0 |
| 1 | 0 | N/A | Off | Off | Off | Off | $0.1 \mu \mathrm{~A}$ | $0.6 \mu \mathrm{~A}$ | 0 |
| 0 | 0 | 0 | Off | On | Off | On | 3.2 mA | 248 mA | 90.4 mA |
| 0 | 0 | 1 | Off | On | Off | On | 3.2 mA | 216 mA | 54.4 mA |
| 0 | 1 | N/A | On | Off | On | Off | 88 mA | 48 mA | 0 |

N/A = Not applicable.

If drawn, the simplified dominant highpass network would look like Figure 3.
The highpass pole in this case is at $f_{p}=1 /(2 \times p i \times R C)$ $\sim 5 \mathrm{~Hz}$. Note that this low highpass corner frequency is required to filter the downconverted clutter tone, which appears at DC, but not interfere with CWD imaging at frequencies as low as 400 Hz . For example, if one wanted to use CWD down to 400 Hz , then a good choice for the highpass pole would be at least a decade below this (< 40 Hz ) as not to incur rolloff due to the pole. Remember, if the highpass pole is set to 400 Hz , the response is 3 dB down at that corner frequency. The placement of the highpass pole at 5 Hz in the above example is between the DC and 40 Hz limitations just discussed.
The bottom line is that any reasonably sized DC block between the output of the mixer and the instrumentation amplifier poses a significant time constant that slows the mode select switching speed.
An alternative solution to the approach in Figure 2, which enables faster mode select response time, is shown in Figure 4.
In Figure 4, the outputs of the CWD mixers are DC-coupled into the inputs of the instrumentation amplifiers. Therefore, the op amps must be able to accommodate the full compliance range of the mixer outputs, which is a maximum of 11 V when the mixers are disabled, down to the 5 V supply of the MAX2078 when the mixers are enabled. The op amps can be powered from 11 V for the high rail and 5 V for the low rail, requiring a 6 V op amp.

## Serial Interface

The MAX2078 is programmed using a serial shift register arrangement. This greatly simplifies the complexity of the program circuitry, reduces the number of IC pins necessary for programming, and reduces the PCB layout complexity. See Table 5 for the programming bit order. The data in (DIN) and data out (DOUT) can be daisy-chained from device to device and all front-ends can run off a single programming clock.
The data can be entered after $\overline{\mathrm{CS}}$ goes low. Once a whole word is entered, $\overline{\mathrm{CS}}$ needs to rise. When programming the part, enter LSB first and MSB last.

## Programming the Beamformer

During the normal CWD mode, the mixer clock (LO+, LO-) is on and the programming signals (DIN, CLK, $\overline{\mathrm{CS}}$ ) are off ( $\overline{\mathrm{CS}}=$ high, CLK $=$ low, and DIN $=$ don't care, but fixed to a high or a low). To start the programming


Figure 3. Simplified Circuit of Highpass Pole


Figure 4. Improved Mode Select Response Time Achieved with DC-Coupled Input to Instrumentation Amplifier
sequence, turn off the mixer clock. Data is shifted into the shift register at a recommended 10 MHz programming rate or 100ns minimum data clock period/time. Assuming a 64-channel CWD receiver, this takes about 30 ms for 5 bits per channel. See Figure 5 for timing details. After the shift registers are programmed, pulling $\overline{\mathrm{CS}}$ high loads the internal counters into I/Q phase divider/selectors with the proper values. The mixer clock needs to be off when this occurs or there might be timing issues between the load line timing and the mixer clock timing. The user turns on the mixer clock to start beamforming. The clock must turn on so that it starts at the beginning of a mixer clock cycle. A narrow glitch on the mixer clock is not acceptable and could cause metastability in the I/Q phase dividers.

Table 5. Programming Bit Order

| 47 REGISTER BITS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MSB |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | LSB |  |
|  |  |  |  |  |  |  |  | CHANNEL 1 ( $\mathrm{i}=1$ ) |  |  |  | $\ldots$ | CHANNEL 8 ( $\mathrm{i}=8$ ) |  |  |  |  |
| D46 | D45 | D44 | D43 | D42 | D41 | D40 | D39 | D38 | D37 | D36 | D35 | $\ldots$ | D4 | D3 | D2 | D1 | D0 |
| D46 | D45 | D44 | D43 | D42 | D41 | D40 | Di + 4 | Di + 3 | Di + 2 | $\mathrm{Di}+1$ | Di | ... | Di + 4 | Di + 3 | Di + 2 | Di + 1 | Di |



Figure 5. Shift Register Timing Diagram

## Ultrasound Front-End CWD Beamformer

The user provides an LO frequency of 16 MHz to 120 MHz . This high clock frequency requires a differential LVDS input. Note that the LVDS CWD LO clocks are DC-coupled. This is to ensure immediate synchronization when the clock is first turned on. An AC-coupled LO is problematic in that the RC time constant associated with the coupling capacitors and the input impedance of the pin results in a period of time (related to the RC time constant) when the DC level on the chip side of the capacitor is outside the acceptable common-mode range and the LO swing cannot overcome both of the logic thresholds required for proper operation. This problem associated with AC coupling would cause an inability to ensure synchronization among beamforming channels.
The LVDS signal is terminated differentially with an external $100 \Omega$ resistor on the board. The LO input is divided internally by 16 to produce 16 phases at a frequency of 1 MHz to 7.5 MHz . There is one divider per channel. Each channel has a corresponding 5-bit shift register (4 bits for phase programming and 1 bit for channel enable) that is used to program the output phase of the divide-by-16 circuit. The first 4 bits of the shift register are for programming the 16 phases, and the fifth bit can be used to turn on/off each channel individually through the serial bus.

## CW Mixer Output Summation

The maximum differential current output is typically $3 \mathrm{mAP-P}$ and the mixer output-compliance voltage ranges from 4.5 V to 12 V per mixer channel. The mixer commonmode current in each of the differential mixer outputs is typically 2.83 mA . The total summed current would equal $N \times 2.83 \mathrm{~mA}$ in each of the $162 \Omega$ load resistors (where $N$ $=$ number of channels). In this case, the quiescent output voltage at $+\mathrm{V}_{\text {SUM }}$ and $-\mathrm{V}_{\text {SUM }}$ outputs would be $11 \mathrm{~V}-(\mathrm{N}$ $\times 2.83 \mathrm{~mA} \times 162 \Omega)=11 \mathrm{~V}-(8 \times 2.83 \mathrm{~mA} \times 162 \Omega)=7.34 \mathrm{~V}$. The voltage swing at each output, with one channel driven at maximum output current (differential $2.8 \mathrm{mAP-P}$ ) while the other channels are not driven, would be $1.4 \mathrm{mAp-p} x$ $162 \Omega$ or $226 \mathrm{~m} V_{\text {P-P }}$ and the differential voltage would be $452 \mathrm{mV} \mathrm{V}_{\mathrm{P}-\mathrm{P}}$. The voltage compliance range is defined as the valid range for $+\mathrm{V}_{\text {SUM }}$ and $-\mathrm{V}_{\text {SUM }}$ in this example.

## Active Impedance Matching

To provide exceptional noise-figure characteristics, the input impedance of each amplifier uses a feedback topology for active impedance matching. A feedback resistor of the value $(1+(A / 2)) \times R_{S}$ is added between the inverting input of the amplifier to the output. The input impedance is the feedback resistor $\left(Z_{F}\right)$ divided by $1+(A / 2)$. The factor

Table 6. Noise Figure vs. Source and Input Impedances

| $\mathbf{R}_{\mathbf{S}}(\boldsymbol{\Omega})$ | $\mathbf{R}_{\mathbf{I N}}(\boldsymbol{\Omega})$ | $\mathbf{N F}(\mathbf{d B})$ |
| :---: | :---: | :---: |
| 50 | 50 | 4.5 |
| 100 | 100 | 3.4 |
| 200 | 200 | 2.4 |
| 1000 | 1000 | 2.1 |

of two is due to the gain of the amplifier $(A)$ being defined with a differential output. For common input impedances, the internal digitally programmed impedances can be used (see Table 1 and 2). For other input impedances, program the impedance for external resistor operation, and then use an externally supplied resistor to set the input impedance according to the above formula.

## Noise Figure

The MAX2078 is designed to provide maximum input sensitivity with exceptionally low noise figure. The input active devices are selected for very-low-equivalent input noise voltage and current, optimized for source impedances from $50 \Omega$ to $1000 \Omega$. Additionally, the noise contribution of the matching resistor is effectively divided by $1+(A / 2)$. Using this scheme, typical noise figure of the amplifier is approximately 2.4 dB for $\mathrm{R}_{\mathrm{IN}}=\mathrm{R}_{\mathrm{S}}=200 \Omega$. Table 6 illustrates the noise figure for other input impedances.

## Input Clamp

The MAX2078 includes configurable integrated inputclamping diodes. The diodes are clamped to ground at $\pm 0.8 \mathrm{~V}$. The input-clamping diodes can be used to prevent large transmit signals from overdriving the inputs of the amplifiers. Overdriving the inputs could possibly place charge on the input-coupling capacitor, causing longer transmit overload recovery times. Input signals are AC-coupled to the single-ended inputs IN1-IN8, but are clamped with the INC1-INC8 inputs. See the Typical Application Circuit. If external clamping devices are preferred, simply leave INC1-INC8 unconnected.

## Analog Output Coupling

The differential outputs of the VGA are capable of driving a differential load capacitance to GND at each of the differential outputs of 25 pF , and the differential capacitance across the VGA outputs is $15 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$. The differential outputs have a common-mode bias of approximately 1.73 V . AC-couple these differential outputs if the next stage has a different common-mode input range.

## Ultrasound-Specific IMD3 Specification

Unlike typical communications applications, the two input tones are not equal in magnitude for the ultrasound-specific IMD3 two-tone specification. In this measurement, $f_{1}$ represents reflections from tissue and $f_{2}$ represents reflections from blood. The latter reflections are typically 25 dB lower in magnitude, and hence the measurement is defined with one input tone 25 dB lower than the other. The IMD3 product of interest $\left(\mathrm{f}_{1}-\left(\mathrm{f}_{2}-\mathrm{f}_{1}\right)\right)$ presents itself as an undesired Doppler error signal in ultrasound applications (see Figure 6).

## PCB Layout

The pin configuration of the MAX2078 is optimized to facilitate a very compact physical layout of the device and its associated discrete components. A typical application for this device might incorporate several devices in close proximity to handle multiple channels of signal processing. The exposed pad (EP) of the MAX2078's TQFN-EP package provides a low thermal-resistance path to the die. It is important that the PCB on which the MAX2078 is mounted be designed to conduct heat from the EP. In addition, provide the EP with a low-inductance path to electrical ground. The EP MUST be soldered to a ground plane on the PCB, either directly or through an array of plated via holes.

## Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :---: |
| MAX2078CTK + | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 68 Thin QFN-EP* |

+Denotes a lead(Pb)-free/RoHS-compliant package.
*EP = Exposed pad.


Figure 6. Ultrasound IMD3 Measurement Technique

## Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $6 / 09$ | Initial release | - |
| 1 | $10 / 09$ | Corrected two minor errors | 16,24 |
| 2 | $9 / 11$ | Updated input impedance value in AC Electrical Characteristics—-VGA Mode table | 4 |
| 3 | $8 / 18$ | Updated Maximum Gain, Low Gain Setting (min) in the AC Electrical Charac- <br> teristics—VGA Mode table | 5 |
| 4 | $6 / 19$ | Updated the DC Electrical Characteristics—VGA Mode table | 4 |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Analog Front End - AFE category:
Click to view products by Maxim manufacturer:

Other Similar products are found below :
WM8255SEFL ADE9078ACPZ-RL ADA4355ABCZ MAX86176EVKIT\# TC500ACPE MCP3914A1-E/MV ISL51002CQZ-165 AFE5803ZCF TC500CPE AD73311ARSZ-REEL AFE4900YZT AD9961BCPZ ADAS1000-1BCPZ ADAS1000-3BCPZ AD73311LARUZ AD5590BBCZ ADPD1080WBCPZR7 AD73311ARSZ AD73311LARSZ AD73311LARSZ-REEL7 AD73360ARZ AD73360ASUZ AD73360LARZ AD8232ACPZ-R7 AD8456ASTZ AD9081BBPZ-4D4AC AD9675KBCZ AD73360LARZ-REEL AD9822JRSZRL AD9826KRSZ AD9826KRSZRL AD9860BSTZ AD9861BCPZ-50 AD9862BSTZ AD9865BCPZ AD9867BCPZ AD9895KBCZ AD9923ABBCZ AD9942BBCZ AD9943KCPZ AD9945KCPZ AD9945KCPZRL7 AD9949KCPZ AD9963BCPZ AD9972BBCZ AD9974BBCZ AD9977BBCZ AD9978BCPZ ADA4350ARUZ ADAS1000-3BSTZ

