## General Description

The MAX2091 monolithic SiGe BiCMOS upconverter IC integrates an analog variable-gain amplifier (VGA) with an upconverting mixer stage and image filter. The device amplifies IF signals in the 250 MHz to 450 MHz range before mixing them with an LO signal. The resulting 1735 MHz to 1935 MHz upconverted signal is then filtered on-chip as the final stage of signal conditioning. For a broadband variant that does not include the image filter, refer to the MAX2091B.
The analog attenuator is controlled by an external analog control voltage. Device features include 23dB gain (no attenuation), 5.4 dB NF (no attenuation, including attenuator insertion loss), and +24.5 dBm OIP3. Each of these features makes the MAX2091 an ideal upconverter for numerous transmitter applications. When paired with the MAX2092 RF VGA, a complete 2-chip IF-RF signal conditioning solution is possible for microwave point-to-point transmitter applications.
The MAX2091 operates from a single 5V supply, and is available in a compact 20-pin TQFN package ( $5 \mathrm{~mm} x$ 5 mm ) with an exposed pad. Electrical performance is guaranteed over the extended temperature range from $\mathrm{T} \mathrm{C}=-40^{\circ} \mathrm{C}$ to $+95^{\circ} \mathrm{C}$.

## Applications

Microwave Point-to-Point Transmitters
IF Variable-Gain Stages
Temperature Compensation Circuits
Cellular Applications
WiMAX ${ }^{\circledR}$ Applications
LTE Applications
Fixed Broadband Wireless Access
Wireless Local Loop

Benefits and Features

\author{

- Complete Upconversion in a Single IC <br> $\diamond 50 \mathrm{MHz}$ to 500 MHz Analog VGA <br> $\diamond 1735 \mathrm{MHz}$ to 1935MHz Upconverter Mixer <br> $\diamond$ On-Chip LO Buffer <br> $\checkmark$ Image Filter <br> - High Linearity <br> $\checkmark+24.5 \mathrm{dBm}$ OIP3 <br> $\diamond+12 \mathrm{dBm}$ Output -1dB Compression Point <br> - 23dB Gain <br> - 37dB IF Attenuator Control Range <br> - 5.4dB Noise Figure (Includes Attenuator Insertion Loss) <br> - 0.25dB Gain Variation Over 100MHz Bandwidth <br> - Analog Attenuator Controlled with External Voltage <br> - Alarm Circuit with Adjustable Threshold <br> - 20dB Image Rejection at 1135MHz RF Frequency <br> - Single +5 V Supply with Extended +4.75 V to +5.8 V Supply Range <br> - Lead(Pb)-Free Package <br> - Power-Down Capabilities
}


## Ordering Information appears at end of data sheet.

For related parts and recommended products to use with this part, refer to www.maximintegrated.com/MAX2091.related.

## 50MHz to 500MHz Analog VGA, 1735MHz to 1935MHz

 Upconverting Mixer with Image Filtering, Threshold Alarm Circuit, and Error Amplifier for Level Control ABSOLUTE MAXIMUM RATINGS$V_{C C \_A}, V_{C C \_I F}, V_{C C}$ LO, $V_{C C \_R F} \ldots \ldots . . . . . . . . . . . . . . . . . . . . . .-0.3 V ~ t o ~+6 V ~$ IF_IN, MIX_IN, IF_OŪT, LO+, RF_OUT .......-0.3V to $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V}$ ALM, R_BIAS, DET_VIN, AMP_OUT, LO- ............-0.3V to +3.6V ALM_THRES, PLVLSET,

CTRL1, CTRL2.........-0.3V to MINIMUM ( $\mathrm{V}_{\mathrm{CC}}+0.3 \mathrm{~V},+3.6 \mathrm{~V}$ )
IF_IN, MIX_IN Input Power ........................................... +15 dBm
Continuous Power Dissipation (Note 1) ..............................2.5W
Operating Case Temperature
Range (Note 2) ............................................... $-40^{\circ} \mathrm{C}$ to $+95^{\circ} \mathrm{C}$
Maximum Junction Temperature....................................... $150^{\circ} \mathrm{C}$
Storage Temperature Range............................ $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering 10s) ................................... $300^{\circ} \mathrm{C}$
Soldering Temperature (reflow) ...................................... $+260^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## PACKAGE THERMAL CHARACTERISTICS

## QSOP

Junction-to-Ambient Thermal Resistance ( $\theta_{\mathrm{JA}}$ ) $\ldots .+103.7^{\circ} \mathrm{C} / \mathrm{W}$
Junction-to-Case Thermal Resistance ( $\theta_{\mathrm{JC}}$ ).............. $+37^{\circ} \mathrm{C} / \mathrm{W}$

QSOP-EP
Junction-to-Ambient Thermal Resistance ( $\theta_{\mathrm{JA}}$ ) $\ldots . . . . . .+44^{\circ} \mathrm{C} / \mathrm{W}$ Junction-to-Case Thermal Resistance ( $\theta_{\mathrm{JC}}$ )................ $+6^{\circ} \mathrm{C} / \mathrm{W}$

Note 1: Based on junction temperature $T_{J}=T_{C}+\left(\theta_{J C} \times V_{C C} \times I_{C C}\right)$. This formula can be used when the temperature of the exposed pad is known while the device is soldered down to a PCB. See the Applications Information section for details. The junction temperature must not exceed $+150^{\circ} \mathrm{C}$.
Note 2: $T_{C}$ is the temperature on the exposed pad of the package. $T_{A}$ is the ambient temperature of the device and PCB.
Note 3: Junction temperature $T_{J}=T_{A}+\left(\theta_{J A} \times V_{C C} \times I_{C C}\right)$. This formula can be used when the ambient temperature of the PCB is known. The junction temperature must not exceed $+150^{\circ} \mathrm{C}$.
Note 4: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

## DC ELECTRICAL CHARACTERISTICS

(Typical Application Circuit, $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to $5.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{GND}}=0 \mathrm{~V}, \mathrm{P}_{\mathrm{LO}}=-10 \mathrm{dBm}$ to -4 dBm , and $\mathrm{T}_{\mathrm{C}}=-40^{\circ} \mathrm{C}$ to $+95^{\circ} \mathrm{C}$. Typical values are at $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}$, $\mathrm{P}_{\mathrm{LO}}=-7 \mathrm{dBm}$, and $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 5)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ |  | 4.75 | 5.5 | 5.8 | V |
| Total Supply Current | ${ }^{\text {D }}$ C | CTRL1 $=1, \mathrm{CTRL2}=1$ |  | 264 | 290 | mA |
|  |  | CTRL1 $=1$, CTRL2 $=0$ |  | 254 |  |  |
|  |  | CTRL1 $=0, \mathrm{CTRL2}=0$ |  | 8.5 | 15 |  |
| CTRL1/CTRL2 Logic-Low Input Voltage | $\mathrm{V}_{\text {IL }}$ |  |  |  | 0.8 | V |
| CTRL1/CTRL2 Logic-High Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.2 |  |  | V |
| CTRL1/CTRL2 Input Logic Current | $\mathrm{I}_{\mathrm{IH} /} / \mathrm{IL}_{\text {L }}$ |  | -10 |  | 10 | $\mu \mathrm{A}$ |
| PLVLSET Input Resistance | $\mathrm{R}_{\mathrm{IN}}$ |  | 650 |  |  | $\mathrm{k} \Omega$ |
| PLVLSET Input Voltage Range |  |  | 0 |  | 2.5 | V |
| PLVLSET Minimum Control Voltage |  |  | 0 | 0.1 | 0.2 | V |
| PLVLSET Maximum Control Voltage |  |  | 2.3 | 2.4 | 2.5 | V |
| DET_IN Input Voltage Range | $\mathrm{V}_{\text {IN }}$ |  | 0 |  | 2.5 | V |
| ALM_THRES Input Resistance |  |  | 90 | 135 |  | $\mathrm{k} \Omega$ |
| Alarm Output Logic 1 |  |  | 3.135 | 3.3 | 3.465 | V |
| Alarm Output Logic 0 |  |  |  |  | 0.4 | V |
| DET_VIN Input Resistance |  |  | 175 | 235 | 295 | $\mathrm{k} \Omega$ |

MAX2091
50MHz to 500MHz Analog VGA, 1735MHz to 1935MHz Upconverting Mixer with Image Filtering, Threshold Alarm Circuit, and Error Amplifier for Level Control RECOMMENDED AC OPERATING CONDITIONS

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNIT |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| RF Frequency | $f_{\text {RF }}$ | $($ Note 6) | 1685 | 1985 | MHz |  |
| LO Frequency | $f_{\text {LO }}$ | $($ Note 6) | 1185 | 1485 | 2485 | MHz |
| IF_IN Frequency | $f_{\text {IF_IN }}$ | (Note 6) | 50 | 500 | MHz |  |
| MIX_IN Frequency | $f_{\text {MIX_IN }}$ | (Note 6) | 100 | 500 | MHz |  |
| LO Power | PLO |  | -10 | -4 | dBm |  |

## AC ELECTRICAL CHARACTERISTICS

(Typical Application Circuit with analog attenuator set to maximum gain, $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to $5.8 \mathrm{~V}, \mathrm{f}_{\mathrm{RF}}=1835 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=1485 \mathrm{MHz}$, $\mathrm{f}_{\mathrm{IF}}=350 \mathrm{MHz}, \mathrm{f}_{\mathrm{RF}}=\mathrm{f}_{\mathrm{LO}}+\mathrm{f}_{\mathrm{IF}}, \mathrm{PLO}_{\mathrm{LO}}=-10 \mathrm{dBm}$ to $-4 \mathrm{dBm}, \mathrm{T}_{\mathrm{C}}=-40^{\circ} \mathrm{C}$ to $+95^{\circ} \mathrm{C}$, and IF_IN, LO + , and RF_OUT ports are connected to $50 \Omega$ sources and loads, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{P}_{\mathrm{LO}}=-7 \mathrm{dBm}, \mathrm{P}_{\mathrm{IF}}=-25 \mathrm{dBm}$, $V_{\text {PLVLSET }}=2.5 \mathrm{~V}$, CTRL1 $=$ logic 1, CTRL2 $=$ logic 0 . Min/max specifications apply over supply, process, and temperature, unless otherwise noted. (Notes 5, 7, 8)

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VGA + 2.5dB PAD + MIXER CASCADE |  |  |  |  |  |
| Small-Signal Gain | G |  | $20 \quad 23$ | 26 | dB |
| Gain vs. Temperature |  |  | -0.016 |  | dB/C |
| Gain Variation vs. Frequency (Note 9) |  | $1835 \mathrm{MHz} \pm 50 \mathrm{MHz}$ | 0.25 |  | dB |
|  |  | $1835 \mathrm{MHz} \pm 80 \mathrm{MHz}$ | 0.4 |  |  |
|  |  | $1835 \mathrm{MHz} \pm 100 \mathrm{MHz}$ | 0.6 |  |  |
| Noise Figure | NF |  | 5.4 |  | dB |
| Total Attenuation Range |  | $\mathrm{V}_{\text {PLVLSET }}=0.2 \mathrm{~V}$ to 2.5V | $35 \quad 37$ |  | dB |
| Group-Delay Variation |  | Within $\pm 50 \mathrm{MHz}$ | 133 |  | ps |
|  |  | Within $\pm 80 \mathrm{MHz}$ | 220 |  |  |
|  |  | Within $\pm 100 \mathrm{MHz}$ | 285 |  |  |
| Spurious Response |  | LO + 2IF, PRF_OUT $=-2 \mathrm{dBm}$ | 60 |  | dBc |
|  |  | LO - 2IF, PRF_OUT $=-2 \mathrm{dBm}$ | 70 |  |  |
|  |  | LO + 3IF, PRF_OUT $=-2 \mathrm{dBm}$ | 67 |  |  |
|  |  | LO - 3IF, PRF_OUT $=-2 \mathrm{dBm}$ | 77 |  |  |
| Output Third-Order Intercept Point | OIP3 | $\begin{aligned} & \text { PRF_OUT }=-2 \mathrm{dBm} / \text { tone } \\ & \mathrm{f}_{\mathrm{RF} 2}-\mathrm{f}_{\mathrm{RF} 1}=1 \mathrm{MHz} \end{aligned}$ | 24.5 |  | dBm |
| Output -1dB Compression Point | $\mathrm{P}_{1 \mathrm{~dB}}$ |  | 12 |  | dBm |
| LO Leakage at IF_IN |  |  | -60 |  | dBm |
| IF_IN Return Loss |  |  | 21 |  | dB |
|  |  | $\mathrm{f}_{\text {IF }}=140 \mathrm{MHz}$ | 17.5 |  |  |
| LO+ Port Return Loss |  |  | 24 |  | dB |
| RF_OUT Return Loss |  |  | 19.6 |  | dB |

## AC ELECTRICAL CHARACTERISTICS (continued)

(Typical Application Circuit with analog attenuator set to maximum gain, $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to $5.8 \mathrm{~V}, \mathrm{f}_{\mathrm{RF}}=1835 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=1485 \mathrm{MHz}$, $\mathrm{f}_{\mathrm{IF}}=350 \mathrm{MHz}, \mathrm{f}_{\mathrm{RF}}=\mathrm{f}_{\mathrm{LO}}+\mathrm{f}_{\mathrm{IF}}, \mathrm{P}_{\mathrm{LO}}=-10 \mathrm{dBm}$ to $-4 \mathrm{dBm}, \mathrm{T}_{\mathrm{C}}=-40^{\circ} \mathrm{C}$ to $+95^{\circ} \mathrm{C}$, and IF _IN, LO + , and RF_OUT ports are connected to $50 \Omega$ sources and loads, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{P}_{\mathrm{LO}}=-7 \mathrm{dBm}, \mathrm{P}_{\mathrm{IF}}=-25 \mathrm{dBm}$, $V_{\text {PLVLSET }}=2.5 \mathrm{~V}$, CTRL1 $=$ logic 1, CTRL2 $=$ logic $0 . \operatorname{Min} / m a x$ specifications apply over supply, process, and temperature, unless otherwise noted. (Notes 5, 7, 8)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IF VGA (ATTENUATOR + AMPLIFIER) |  |  |  |  |  |  |
| Small-Signal Gain |  |  | 23.5 | 26 | 27.5 | dB |
| Noise Figure |  |  |  | 4.0 |  | dB |
| Output Third-Order Intercept Point | OIP3 | Up to 30 dB attenuation, $\mathrm{P}_{\mathrm{IF}}$ OUT $=0 \mathrm{dBm} /$ tone, $\mathrm{f}_{\text {RF2 }}-\mathrm{f}_{\mathrm{RF} 1}=1 \mathrm{MHz}$ |  | 38.8 |  | dBm |
| Output Second-Order Intercept Point | OIP2 | $\begin{aligned} & \mathrm{P}_{\mathrm{IF}} \mathrm{OUT}=0 \mathrm{dBm} / \text { tone }, \\ & \mathrm{f}_{\mathrm{RF} 2}-\mathrm{f}_{\mathrm{RF} 1}=1 \mathrm{MHz} \end{aligned}$ |  | 57.4 |  | dBm |
| Output Second Harmonic |  | $\mathrm{P}_{\text {IF_OUT }}=0 \mathrm{dBm}$ |  | 64.5 |  | dBc |
| Output Third Harmonic |  | $\mathrm{P}_{\text {IF_OUT }}=0 \mathrm{dBm}$ |  | 80.0 |  | dBc |
| Output -1dB Compression Point | $\mathrm{P}_{1 \mathrm{~dB}}$ |  |  | 17.6 |  | dBm |
| Average Gain-Control Slope |  | $\mathrm{V}_{\text {PLVLSET }}=0.5 \mathrm{~V}$ to 2.0V | 16.5 | 19.5 | 23.0 | dB/V |
| Maximum Gain-Control Slope |  | $\mathrm{V}_{\text {PLVLSET }}=0 \mathrm{~V}$ to 2.5 V |  | 25 |  | $\mathrm{dB} / \mathrm{V}$ |
| VGA Reverse Isolation |  |  |  | 35 |  | dB |
| Attenuator Response Time |  | $P_{\mathrm{IF} \_\mathrm{IN}}=-15 \mathrm{dBm}, \mathrm{V}_{\text {PLVLSET }}=2.5 \mathrm{~V}$ to 1.2 V , output settled to within $\pm 0.5 \mathrm{~dB}$ of final value |  | 330 |  | ns |
|  |  | $P_{\text {IF_IN }}=-15 \mathrm{dBm}, \mathrm{V}_{\text {PLVLSET }}=1.2 \mathrm{~V}$ to 2.5 V , output settled to within $\pm 0.5 \mathrm{~dB}$ of final value |  | 220 |  |  |
| Insertion Phase Change |  | $\mathrm{V}_{\text {PLVLSET }}=2.5 \mathrm{~V}$ to 0V |  | 11.4 |  | Degrees |
| MIXER WITH IMAGE REJECT FILTER |  |  |  |  |  |  |
| Conversion Gain | G |  | -2.2 | -0.5 | 1.5 | dB |
| SSB Noise Figure | NF |  |  | 17.1 |  | dB |
| Output Third-Order Intercept Point | OIP3 |  |  | 24.7 |  | dBm |
| Output -1dB Compression Point | $\mathrm{P}_{1 \mathrm{~dB}}$ |  |  | 12.2 |  | dBm |
| Image Rejection |  | $\mathrm{fIF}=350 \mathrm{MHz} \pm 50 \mathrm{MHz}$ | 15 | 20 |  | dB |
| LO Leakage at RF_OUT |  |  |  | -41 |  | dBm |
| 2LO Leakage at RF_OUT |  |  |  | -35 |  | dBm |
| Second Harmonic | HD2 | PRF_OUT $=-2 \mathrm{dBm}$ |  | 65 |  | dBc |
| Third Harmonic | HD3 | $\mathrm{P}_{\text {RF_OUT }}=-2 \mathrm{dBm}$ |  | 77.5 |  | dBc |
| 3LO + IF Spur |  | $\mathrm{P}_{\text {RF_OUT }}=-2 \mathrm{dBm}$ |  | 33 |  | dBc |
| MIX_IN Return Loss |  |  |  | 22 |  | dB |
| LO+ Port Return Loss |  |  |  | 24 |  | dB |
| RF_OUT Return Loss |  |  |  | 20 |  | dB |

## AC ELECTRICAL CHARACTERISTICS (continued)

(Typical Application Circuit with analog attenuator set to maximum gain, $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}$ to $5.8 \mathrm{~V}, \mathrm{f}_{\mathrm{RF}}=1835 \mathrm{MHz}, \mathrm{f}_{\mathrm{LO}}=1485 \mathrm{MHz}$, $f_{I F}=350 \mathrm{MHz}, f_{R F}=f_{L O}+f_{I F}, P_{L O}=-10 \mathrm{dBm}$ to $-4 \mathrm{dBm}, \mathrm{T}_{\mathrm{C}}=-40^{\circ} \mathrm{C}$ to $+95^{\circ} \mathrm{C}$, and IF _IN, LO + , and RF_OUT ports are connected to $50 \Omega$ sources and loads, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{P}_{\mathrm{LO}}=-7 \mathrm{dBm}, \mathrm{P}_{\mathrm{IF}}=-25 \mathrm{dBm}$, $V_{\text {PLVLSET }}=2.5 \mathrm{~V}$, CTRL1 $=$ logic 1, CTRL2 $=$ logic 0. Min/max specifications apply over supply, process, and temperature, unless otherwise noted. (Notes 5, 7, 8)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ERROR AMPLIFIER AND ALARM CIRCUIT (CTRL1 = CTRL2 = LOGIC 1) |  |  |  |  |  |  |
| Maximum AMP_OUT Capacitance to GND |  | (Note 6) |  |  | 20 | pF |
| ALM Threshold |  | Input = DET_VIN |  | 1.35 |  | V |

Note 5: Min and max limits are production tested, and guaranteed at $T_{C}=+95^{\circ} \mathrm{C}$ for worst-case supply voltage and frequency.
Note 6: Recommended functional range, not production tested. Operation outside this range is possible, but with degraded performance of some parameters.
Note 7: All limits include external component and PCB losses. Output measurements taken at the RF port of the Typical Application Circuit.
Note 8: It is advisable not to continuously operate the VGA IF_IN and MIX_IN above +11dBm.
Note 9: Gain variation after slope compensation with external equalizer in position R2-R4 in the Typical Application Circuit.

Typical Operating Characteristics
(Typical Application Circuit configured for AGC amp only (IF_IN to IF_OUT), analog attenuator set to maximum gain (VPLVLSET = 2.5V), $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{IF}, ~} \mathrm{~N}=350 \mathrm{MHz}, \mathrm{P}_{\mathrm{IF}, I \mathrm{~N}}=-25 \mathrm{dBm}, \mathrm{R}_{\text {SOURCE }}=\mathrm{R}_{\text {LOAD }}=50 \Omega, \mathrm{CTRL} 1=1, \mathrm{CTRL} 2=0$, ALM_THRES $=\mathrm{ALM}=$ open, unless otherwise noted.)

(Typical Application Circuit configured for AGC amp only (IF_IN to IF_OUT), analog attenuator set to maximum gain (VPLVLSET $=2.5 \mathrm{~V}$ ), $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{IF}} \mathrm{IN}=350 \mathrm{MHz}, \mathrm{P}_{\mathrm{IF}} \mathrm{IN}=-25 \mathrm{dBm}, \mathrm{R}_{\text {SOURCE }}=\mathrm{R}_{\mathrm{LOAD}}=50 \Omega$, CTRL1 $=1, \mathrm{CTRL} 2=0$, ALM_THRES $=$ ALM $=$ open, unless otherwise noted.)

(Typical Application Circuit configured for AGC amp only (IF_IN to IF_OUT), analog attenuator set to maximum gain (VPLVLSET $=2.5 \mathrm{~V}$ ), $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{IF}} \mathrm{IN}=350 \mathrm{MHz}, \mathrm{P}_{\mathrm{IF}} \mathrm{IN}=-25 \mathrm{dBm}, \mathrm{R}_{\text {SOURCE }}=\mathrm{R}_{\mathrm{LOAD}}=50 \Omega$, CTRL1 $=1, \mathrm{CTRL} 2=0$, ALM_THRES $=$ ALM $=$ open, unless otherwise noted.

(Typical Application Circuit configured for AGC amp only (IF_IN to IF_OUT), analog attenuator set to maximum gain (VPLVLSET = 2.5V), $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{IF}} \mathrm{IN}=350 \mathrm{MHz}, \mathrm{P}_{\mathrm{IF}, \mathrm{IN}}=-25 \mathrm{dBm}, \mathrm{R}_{\text {SOURCE }}=R_{\text {LOAD }}=50 \Omega, \mathrm{CTRL} 1=1, \mathrm{CTRL} 2=0$, ALM_THRES $=A L M=$ open, unless otherwise noted.)


## 50MHz to 500MHz Analog VGA, 1735MHz to 1935MHz

 Upconverting Mixer with Image Filtering, Threshold Alarm Circuit, and Error Amplifier for Level Control Typical Operating Characteristics (continued)(Typical Application Circuit configured for Mixer only (MIX_IN to RF_OUT), $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{MIX}} \_\mathbf{N}=350 \mathrm{MHz}, \mathrm{P}_{\mathrm{MIX}} \_\mathbf{N}=$ $-1 \mathrm{dBm}, \mathrm{f}_{\mathrm{LO}}=1485 \mathrm{MHz}, \mathrm{P}_{\mathrm{LO}}=-7 \mathrm{dBm}, \mathrm{f}_{\mathrm{RF}}=\mathrm{f}_{\mathrm{IF}} \mathrm{F}_{-} \mathrm{N}+\mathrm{f}_{\mathrm{LO}}, \mathrm{R}_{\text {SOURCE }}=\mathrm{R}_{\text {LOAD }}=50 \Omega, \mathrm{CTRL} 1=1, \mathrm{CTRL2}=0, \mathrm{ALM}$ THRES $=\mathrm{ALM}=0$ pen, unless otherwise noted.)

(Typical Application Circuit configured for Mixer only (MIX_IN to RF_OUT), $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{MIX}} \_\mathbf{N}=350 \mathrm{MHz}, \mathrm{P}_{\mathrm{MIX}} \_\mathbf{N}=$ $-1 \mathrm{dBm}, \mathrm{f}_{\mathrm{LO}}=1485 \mathrm{MHz}, \mathrm{P}_{\mathrm{LO}}=-7 \mathrm{dBm}, \mathrm{f}_{\mathrm{RF}}=\mathrm{f}_{\mathrm{IF}} \mathrm{F}_{-} \mathrm{N}+\mathrm{f}_{\mathrm{LO}}, \mathrm{R}_{\text {SOURCE }}=\mathrm{R}_{\text {LOAD }}=50 \Omega, \mathrm{CTRL} 1=1, \mathrm{CTRL2}=0, \mathrm{ALM}$ THRES $=\mathrm{ALM}=0$ pen, unless otherwise noted.)

(Typical Application Circuit configured for Mixer only (MIX_IN to RF_OUT), $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{MIX}} \_\mathbf{N}=350 \mathrm{MHz}, \mathrm{P}_{\mathrm{MIX}} \_\mathbf{N}=$
 unless otherwise noted.)

(Typical Application Circuit configured for Mixer only (MIX_IN to RF_OUT), $\mathrm{V}_{C C}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{MIX}} / \mathbb{I N}=350 \mathrm{MHz}, \mathrm{P}_{\mathrm{MIX}} / \mathbf{I N}=$ $-1 \mathrm{dBm}, \mathrm{f}_{\mathrm{LO}}=1485 \mathrm{MHz}, \mathrm{P}_{\mathrm{LO}}=-7 \mathrm{dBm}, \mathrm{f}_{\mathrm{RF}}=\mathrm{f}_{\mathrm{IF}} \mathrm{F}_{-} \mathrm{N}+\mathrm{f}_{\mathrm{LO}}, \mathrm{R}_{\text {SOURCE }}=\mathrm{R}_{\text {LOAD }}=50 \Omega, \mathrm{CTRL} 1=1, \mathrm{CTRL2}=0, \mathrm{ALM}$ THRES $=\mathrm{ALM}=0$ pen, unless otherwise noted.)






LO + 2IF AT RF PORT vs. IF FREQUENCY


2 LO LEAKAGE AT RF PORT
vs. IF FREQUENCY

$3 L 0$ + IF AT RF PORT vs. IF FREQUENCY


LO + 2IF AT RF PORT vs. IF FREQUENCY

(Typical Application Circuit configured for Mixer only (MIX_IN to RF_OUT), $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{MIX}} \_\mathbf{N}=350 \mathrm{MHz}, \mathrm{P}_{\mathrm{MIX}} \_\mathbf{N}=$ $-1 \mathrm{dBm}, \mathrm{f}_{\mathrm{LO}}=1485 \mathrm{MHz}, \mathrm{P}_{\mathrm{LO}}=-7 \mathrm{dBm}, \mathrm{f}_{\mathrm{RF}}=\mathrm{f}_{\mathrm{IF}} \mathrm{F}_{-} \mathrm{N}+\mathrm{f}_{\mathrm{LO}}, \mathrm{R}_{\text {SOURCE }}=\mathrm{R}_{\text {LOAD }}=50 \Omega, \mathrm{CTRL} 1=1, \mathrm{CTRL2}=0, \mathrm{ALM}$ THRES $=\mathrm{ALM}=0$ pen, unless otherwise noted.)

(Typical Application Circuit configured for Mixer only (MIX_IN to RF_OUT), $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{MIX}} \_\mathbf{N}=350 \mathrm{MHz}, \mathrm{P}_{\mathrm{MIX}} \_\mathbf{N}=$ $-1 \mathrm{dBm}, \mathrm{f}_{\mathrm{LO}}=1485 \mathrm{MHz}, \mathrm{P}_{\mathrm{LO}}=-7 \mathrm{dBm}, \mathrm{f}_{\mathrm{RF}}=\mathrm{f}_{\mathrm{IF}} \mathrm{F}_{-} \mathrm{N}+\mathrm{f}_{\mathrm{LO}}, \mathrm{R}_{\text {SOURCE }}=\mathrm{R}_{\text {LOAD }}=50 \Omega, \mathrm{CTRL} 1=1, \mathrm{CTRL2}=0, \mathrm{ALM}$ THRES $=\mathrm{ALM}=0$ pen, unless otherwise noted.)

(Typical Application Circuit configured for Mixer only (MIX_IN to RF_OUT), $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{MIX}} \_\mathbf{N}=350 \mathrm{MHz}, \mathrm{P}_{\mathrm{MIX}} \_\mathbf{N}=$
 unless otherwise noted.)


MAX2091
50MHz to 500MHz Analog VGA, 1735MHz to 1935MHz Upconverting Mixer with Image Filtering, Threshold Alarm Circuit, and Error Amplifier for Level Control

Typical Operating Characteristics (continued)
(Typical Application Circuit configured for Full Cascade with interstage attenuator network (IF_IN to RF_OUT), analog attenuator set to maximum gain ( $\mathrm{V}_{\text {PLVLSET }}=2.5 \mathrm{~V}$ ), $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{IF}} \mathrm{IN}=350 \mathrm{MHz}, \mathrm{P}_{\mathrm{IF}} \mathrm{IN}=-25 \mathrm{dBm}, \mathrm{f}_{\mathrm{LO}}=1485 \mathrm{MHz}, \mathrm{P}_{\mathrm{LO}}=-7 \mathrm{dBm}, \mathrm{f}_{\mathrm{RF}}$ $=f_{I F \_I N}+f_{\text {LO }}, R_{\text {SOURCE }}=$ R $_{\text {LOAD }}=50 \Omega$, CTRL1 $=1$ CTRL2 $=0$, ALM_THRES $=A L M=$ open, unless otherwise noted. )


MAX2091
50MHz to 500MHz Analog VGA, 1735MHz to 1935MHz Upconverting Mixer with Image Filtering, Threshold Alarm Circuit, and Error Amplifier for Level Control

Typical Operating Characteristics (continued)
(Typical Application Circuit configured for Full Cascade with interstage attenuator network (IF_IN to RF_OUT), analog attenuator set to maximum gain ( $\mathrm{V}_{\text {PLVLSET }}=2.5 \mathrm{~V}$ ), $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{IF}} / \mathrm{IN}=350 \mathrm{MHz}, \mathrm{P}_{\mathrm{IF}} / \mathrm{N}=-25 \mathrm{dBm}, \mathrm{f}_{\mathrm{LO}}=1485 \mathrm{MHz}, \mathrm{P}_{\mathrm{LO}}=-7 \mathrm{dBm}, \mathrm{f}_{\mathrm{RF}}$ $=f_{I F \_I N}+f_{\text {LO }}$, RSOURCE $=$ RLOAD $=50 \Omega$, CTRL1 $=1$ CTRL2 $=0$, ALM_THRES $=A L M=$ open, unless otherwise noted.)


## 50MHz to 500MHz Analog VGA, 1735MHz to 1935MHz

 Upconverting Mixer with Image Filtering, Threshold Alarm Circuit, and Error Amplifier for Level Control Typical Operating Characteristics (continued)(Typical Application Circuit configured for Full Cascade with interstage attenuator network (IF_IN to RF_OUT), analog attenuator set to maximum gain ( $\mathrm{V}_{\text {PLVLSET }}=2.5 \mathrm{~V}$ ), $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{IF}} / \mathrm{IN}=350 \mathrm{MHz}, \mathrm{P}_{\mathrm{IF}} / \mathrm{N}=-25 \mathrm{dBm}, \mathrm{f}_{\mathrm{LO}}=1485 \mathrm{MHz}, \mathrm{P}_{\mathrm{LO}}=-7 \mathrm{dBm}, \mathrm{f}_{\mathrm{RF}}$ $=f_{I F \_I N}+f_{\text {LO }}, R_{\text {SOURCE }}=$ RLOAD $=50 \Omega$, CTRL1 $=1$ CTRL2 $=0$, ALM_THRES $=A L M=$ open, unless otherwise noted.)


MAX2091
50MHz to 500MHz Analog VGA, 1735MHz to 1935MHz Upconverting Mixer with Image Filtering, Threshold Alarm Circuit, and Error Amplifier for Level Control

Typical Operating Characteristics (continued)
(Typical Application Circuit configured for Full Cascade with interstage attenuator network (IF_IN to RF_OUT), analog attenuator set to maximum gain ( $V_{\text {PLVLSET }}=2.5 \mathrm{~V}$ ), $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{IF}} / \mathbb{I N}=350 \mathrm{MHz}, \mathrm{P}_{\mathrm{IF}} / \mathbb{N}=-25 \mathrm{dBm}, \mathrm{f}_{\mathrm{LO}}=1485 \mathrm{MHz}, \mathrm{P}_{\mathrm{LO}}=-7 \mathrm{dBm}, \mathrm{f}_{\mathrm{RF}}$ $=f_{I F \_I N}+f_{\text {LO }}, R_{\text {SOURCE }}=$ RLOAD $=50 \Omega$, CTRL1 $=1$ CTRL2 $=0$, ALM_THRES $=$ ALM $=$ open, unless otherwise noted. $)$


MAX2091
50MHz to 500MHz Analog VGA, 1735MHz to 1935MHz Upconverting Mixer with Image Filtering, Threshold Alarm Circuit, and Error Amplifier for Level Control Typical Operating Characteristics (continued)
(Typical Application Circuit configured for Full Cascade with interstage attenuator network (IF_IN to RF_OUT), analog attenuator set to maximum gain ( $V_{P L V L S E T}=2.5 \mathrm{~V}$ ), $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{IF}} \mathrm{IN}^{2}=350 \mathrm{MHz}, \mathrm{P}_{\mathrm{IF}} \mathrm{IN}=-25 \mathrm{dBm}, \mathrm{f}_{\mathrm{LO}}=1485 \mathrm{MHz}, \mathrm{P}_{\mathrm{LO}}=-7 \mathrm{dBm}, \mathrm{f}_{\mathrm{RF}}$ $=f_{I F \_I N}+f_{\text {LO }}, R_{\text {SOURCE }}=$ R $_{\text {LOAD }}=50 \Omega$, CTRL1 $=1$ CTRL2 $=0$, ALM_THRES $=A L M=$ open, unless otherwise noted. )

(Typical Application Circuit configured for Full Cascade with interstage attenuator network (IF_IN to RF_OUT), analog attenuator set to maximum gain ( $\mathrm{V}_{\text {PLVLSET }}=2.5 \mathrm{~V}$ ), $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{IF}} / \mathrm{IN}=350 \mathrm{MHz}, \mathrm{P}_{\mathrm{IF}} / \mathrm{N}=-25 \mathrm{dBm}, \mathrm{f}_{\mathrm{LO}}=1485 \mathrm{MHz}, \mathrm{P}_{\mathrm{LO}}=-7 \mathrm{dBm}, \mathrm{f}_{\mathrm{RF}}$ $=f_{I F \_I N}+f_{\text {LO }}, R_{\text {SOURCE }}=$ RLOAD $=50 \Omega$, CTRL1 $=1$ CTRL2 $=0$, ALM_THRES $=A L M=$ open, unless otherwise noted. $)$

(Typical Application Circuit configured for Full Cascade with interstage attenuator network (IF_IN to RF_OUT), analog attenuator set to maximum gain ( $\mathrm{V}_{\text {PLVLSET }}=2.5 \mathrm{~V}$ ), $\mathrm{V}_{\mathrm{CC}}=5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{IF}} / \mathrm{IN}=350 \mathrm{MHz}, \mathrm{P}_{\mathrm{IF}} / \mathrm{N}=-25 \mathrm{dBm}, \mathrm{f}_{\mathrm{LO}}=1485 \mathrm{MHz}, \mathrm{P}_{\mathrm{LO}}=-7 \mathrm{dBm}, \mathrm{f}_{\mathrm{RF}}$ $=f_{I F \_I N}+f_{\text {LO }}, R_{\text {SOURCE }}=$ RLOAD $=50 \Omega$, CTRL1 $=1$ CTRL2 $=0$, ALM_THRES $=A L M=$ open, unless otherwise noted. $)$



Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | R_BIAS | Bias Resistor Setting Input. Connect a resistor from this pin to ground. |
| 2 | PLVLSET | AGC Loop Threshold-Level Input/Attenuator Control |
| 3 | CTRL2 | Functional Control Bit (see Table 1) |
| 4 | VCC_A | Power-Supply Input. Bypass to ground with a 10nF capacitor as close as possible to the pin. |
| 5 | IF_IN | Attenuator Input (50ת). Requires a DC-blocking capacitor. |
| 6 | AMP_OUT | Error Amplifier Output |
| 7,14 | GND | Ground |
| 8 | DET_VIN | Error Amplifier Input Voltage from an External Detector |
| 9 | LO+ | Positive LO Input. Requires a DC-blocking capacitor. |
| 10 | LO- | Negative LO Input. Connect to ground. |
| 11 | VCC_LO | LO Driver Supply Voltage Input. Bypass to ground with 14F and 10nF capacitors as close as <br> possible to the pin. |
| 12 | ALM | Alarm Logic Output |
| 13 | VCC_RF | Mixer Supply Voltage Input. Bypass to ground with a 10nF capacitor as close as possible to the <br> pin. |
| 15 | RF_OUT | Mixer Output. Requires a DC-blocking capacitor. |
| 16 | ALM_THRES | Alarm Threshold Voltage Input. See the Alarm Operation section for operation details. |

MAX2091
50MHz to 500MHz Analog VGA, 1735MHz to 1935MHz Upconverting Mixer with Image Filtering, Threshold Alarm Circuit, and Error Amplifier for Level Control

Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 17 | CTRL1 | Functional Control Bit (see Table 1) |
| 18 | MIX_IN | Mixer Input. See the Typical Application Circuit for connection details. |
| 19 | IF_OUT | Driver Amplifier Output (50』). See the Typical Application Circuit for connection details. |
| 20 | VCC_IF $^{\text {EP }}$ | Driver-Amplifier Supply Voltage Input. Bypass to ground with a 10nF capacitor as close as <br> possible to the pin. |
| - | EP | Exposed Pad. Internally connected to GND. Solder this exposed pad to a PCB pad that uses <br> multiple ground vias to provide heat transfer out of the device into the PCB ground planes. These <br> multiple via grounds are also required to achieve the noted RF performance (see the Layout <br> Considerations section). |

Table 1. Mode Control Logic

| CTRL1 | CTRL2 | VGA | MIXER | ERROR <br> AMPLIFIER | ALC <br> LOOP | ALARM | FUNCTIONAL DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Disabled | Disabled | Disabled | Disabled | Disabled | Power-Down Mode |
| 1 | 0 | Enabled | Enabled | Disabled | Disabled | Disabled | VGA/Mixer Only Mode |
| 1 | 1 | Enabled | Enabled | Enabled | Enabled | Enabled | Closed ALC Mode: <br> ALC loop locks DET_VIN <br> to PLVLSET |
| 0 | 1 | - | - | - | - | - | Factory Test Mode <br> (Do Not Use) |

## Detailed Description

The MAX2091 is a monolithic SiGe BiCMOS upconverter IC that integrates an analog variable-gain amplifier, an upconverting mixer stage, and image filter. The device amplifies IF signals in the 50 MHz to 500 MHz range before mixing them with an LO signal. The resulting 1735 MHz to 1935 MHz upconverted signal is then filtered on-chip as the final stage of signal conditioning.
The analog attenuator is controlled by an external analog control voltage. Device features include 23dB gain (no attenuation), 5.4 dB NF (no attenuation, including attenuator insertion loss), and +24.5 dBm OIP3. Each of these features makes the MAX2091 an ideal upconverter for numerous transmitter applications. When paired with the MAX2092 RF VGA, a complete 2-chip IF-RF signal conditioning solution is possible for microwave point-to-point transmitter applications.

## Applications Information

Modes of Operation
The MAX2091 can operate in several different modes, as summarized in Table 1.

VGA/Mixer-Only Mode Operation
VGA/mixer-only mode operation consists of setting CTRL1 $=$ logic 1 and CTRL2 $=$ logic 0 and applying a DC value to PLVLSET between 0 and 2.5 V DC, to manually adjust the IF attenuator and subsequently the RF_OUT power. The output power at RF_OUT increases at a rate of $19.5 \mathrm{~dB} / \mathrm{V}$ as PLVLSET is increased when IF_IN is driven with a fixed input power between -25 dBm and +5 dBm . The error amplifier and alarm are powered off in this mode, reducing the supply current (10mA typ). In VGA/mixer-only mode, components R5, R7, C8, C9, and C16 are left unpopulated. Alarm Circuit, and Error Amplifier for Level Control


Figure 1. Cascaded IF-RF Lineup Using the MAX2091 and MAX2092

Closed-ALC Mode Operation Closed-ALC mode operation consists of setting CTRL1 $=$ CTRL2 $=$ logic 1. The voltage on PLVLSET is set externally to provide -3 dBm at RF_OUT for IF_IN power between -25 dBm and +5 dBm . For other input power ranges, PLVLSET can be externally driven to any DC value between 0 and 2.5 V , such that the desired output power is present at RF_OUT (see the Typical Application Circuit). An error amplifier compares the external detector's voltage to that of PLVLSET, and drives the IF attenuator in servo fashion until the error amplifier's differential input error voltage is near zero. The servo loop acts to maintain the input power level to the mixer as the power level at IF_IN changes. Ideally, a detector with an output voltage range of 0.1 V to 2.4 V DC is recommended, but the MAX2091 can operate with any detector whose output ranges from 0 to 2.5 V DC (with the coupling network at IF_OUT already taken into account).
When used in conjunction with the MAX2092 RF VGA, a nominal RF signal level of approximately -3 dBm output from the MAX2091 is recommended. With this specific level setting, the complete MAX2091 and MAX2092 cascade can yield a constant RF output power of at least -20.5 dBm to +5 dBm over an IF input power range of
-25 dBm to +5 dBm . See Figure 1 for details. Contact the factory for additional details surrounding Maxim's MAX2091 and MAX2092 reference design.

## Control Inputs

The MAX2091 has four control inputs: CTRL1, CTRL2, ALM_THRES, and PLVLSET. VCC must be present before voltages are applied to these pins. In cases where this is not possible, a $200 \Omega$ resistor must be included in series with the control inputs to limit on-chip ESD diode conduction. CTRL1 and CTRL2 are 3 V logic controls and cannot be driven from 5V logic. In the case where no logic control is available and a logic-high is required, a voltage-divider can be used from the 5V VCC supply to produce the $3 V$ logic-high.

## VGA Output Pad

As shown in Figure 1 and the Typical Application Circuit, provisions have been made to allow for the placement of a Tee attenuator between the VGA output and the mixer input. A default value of 2.5 dB is used within the application circuit, although any desired value can be chosen. Alternatively, the attenuator can be replaced by a simple equalizer circuit if additional frequency gain-slope correction is desired over wider bands of operation.

## 50MHz to 500MHz Analog VGA, 1735MHz to 1935MHz

 Upconverting Mixer with Image Filtering, Threshold Alarm Circuit, and Error Amplifier for Level ControlAdditionally, a lowpass filter can be used between the VGA output and the mixer input to reduce possible image noise ( $\mathrm{RF}+\mathrm{LO}$ ) at the VGA output from being downconverted to the mixer output. Contact the factory for details.

## Alarm Operation

The alarm output (ALM) remains in a logic-high state, while DET_IN is above 1.35 V nominally. ALM_THRES has $135 \mathrm{k} \Omega$ input resistance and is set internally to 1.35 V (typ), such that ALM triggers when DET_IN is below 1.35 V . Alternatively, the voltage on ALM_THRES can be externally driven to allow alternative power-level trip points. The ALM comparator has a typical hysteresis of 29 mV .

## Mixer LO Inputs

The mixer is designed to operate with LO+ signal levels between -10 dBm and -4 dBm and with LO- grounded. In cases where $\mathrm{V}_{\mathrm{CC}}$ is applied to the MAX2091 and LO+ is below approximately -15 dBm , the mixer's LO driver could produce undesired spurious at RF_OUT. In such a case, applying -10 dBm to -4 dBm to LO+ returns the mixer to proper operation. To eliminate the possibility of spurious at RF_OUT with invalid LO+ signal levels, power-down mode can be asserted (CTRL1 $=$ CTRL2 $=$ logic 0) to disable RF_OUT.

## Layout Considerations

The pin configuration of the MAX2091 is optimized to facilitate a very compact physical layout of the device and its associated discrete components. The exposed pad

Table 2. Typical Application Circuit Component Values

| COMPONENT | MODE OF OPERATION |  | VALUE | SIZE | VENDOR | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | VGA/MIXER ONLY | CLOSED-ALC |  |  |  |  |
| C1, C5, C7 | $\checkmark$ | $\checkmark$ | 1000pF | 0402 | Murata | COG Dielectric |
| $\begin{gathered} \text { C2, C3, } \\ \text { C10, C12 } \end{gathered}$ | $\checkmark$ | $\checkmark$ | $0.01 \mu \mathrm{~F}$ | 0402 | Murata | X7R Dielectric |
| C4, C11 | $\checkmark$ | $\checkmark$ | 100pF | 0402 | Murata | C0G Dielectric |
| C8 |  | $\checkmark$ | 100nF | 0603 | Murata | X7R Dielectric |
| C9 |  | $\checkmark$ | 820pF | 0402 | Murata | COG Dielectric |
| C14* |  |  | Do Not Install | 0402 |  |  |
| C15 | $\checkmark$ | $\checkmark$ | $1 \mu \mathrm{~F}$ | 0603 | Murata | X7R Dielectric |
| C16 |  | $\checkmark$ | $0.01 \mu \mathrm{~F}$ | 0402 | Murata | X7R Dielectric |
| L1 | $\checkmark$ | $\checkmark$ | 330nH | 0603 | Coilcraft | Ferrite LS series 5\% Tolerance |
| R1 | $\checkmark$ | $\checkmark$ | $1.78 \mathrm{k} \Omega$ | 0402 | Panasonic | 1\% Tolerance |
| R2, R3** | $\checkmark$ | $\checkmark$ | $7.1 \Omega$ | 0402 | Panasonic | 1\% Tolerance |
| R4** | $\checkmark$ | $\checkmark$ | $174 \Omega$ | 0402 | Panasonic | 1\% Tolerance |
| R5 |  | $\checkmark$ | $150 \Omega$ | 0402 | Panasonic | 1\% Tolerance |
| R7 |  | $\checkmark$ | $24 \mathrm{k} \Omega$ | 0402 | Panasonic | 5\% Tolerance |
| R11* | $\checkmark$ | $\checkmark$ | $0 \Omega$ | 0402 | Panasonic | 1\% Tolerance |
| U1 | $\checkmark$ | $\checkmark$ | - | 20-pin TQFN ( $5 \mathrm{~mm} \times 5 \mathrm{~mm}$ ) | Maxim | MAX2091ETP+ |

Note: The checkmarks in the Mode of Operation columns indicate that the component is used within each respective application.
*C14 and R11 form an optional lowpass network to filter out potential noise from the external PLVLSET control source.

[^0](EP) of the MAX2091's 20-pin TQFN package provides a low thermal-resistance path to the die. It is important that the PCB on which the MAX2091 is mounted be designed to conduct heat from the EP. In addition, provide the EP with a low-inductance path to electrical ground. The EP
must be soldered to a ground plane on the PCB, either directly or through an array of plated via holes.

Typical Application Circuit


| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | ---: |
| MAX2091ETP + | $-40^{\circ} \mathrm{C}$ to $+95^{\circ} \mathrm{C}$ | 20 TQFN-EP* |
| MAX2091ETP +T | $-40^{\circ} \mathrm{C}$ to $+95^{\circ} \mathrm{C}$ | 20 TQFN-EP* |
| MAX2091BETP+** | $-40^{\circ} \mathrm{C}$ to $+95^{\circ} \mathrm{C}$ | 20 TQFN-EP* |
| MAX2091BETP+T** | $-40^{\circ} \mathrm{C}$ to $+95^{\circ} \mathrm{C}$ | 20 TQFN-EP* |

+Denotes a lead(Pb)-free/RoHS-compliant package.
*EP = Exposed pad.
${ }^{* *}$ Future product-contact factory for samples.
$T=$ Tape and reel.

Package Information
For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE <br> NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 20 TQFN-EP | $T 2055-5$ | $\underline{21-0140}$ | $\underline{90-0010}$ |

Chip Information
PROCESS: SiGe BiCMOS

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $7 / 12$ | Initial release | - |
| 1 | $5 / 15$ | Removed military reference from Applications | 1 |

maxim integrated

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for RF Amplifier category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
A82-1 BGA622H6820XTSA1 BGA 728L7 E6327 BGB719N7ESDE6327XTMA1 HMC397-SX HMC405 HMC561-SX HMC8120-SX HMC8121-SX HMC-ALH382-SX HMC-ALH476-SX SE2433T-R SMA3101-TL-E SMA39 A66-1 A66-3 A67-1 LX5535LQ LX5540LL MAAM02350 HMC3653LP3BETR HMC549MS8GETR HMC-ALH435-SX SMA101 SMA32 SMA411 SMA531 SST12LP17E-XX8E SST12LP19E-QX6E WPM0510A HMC5929LS6TR HMC5879LS7TR HMC1126 HMC1087F10 HMC1086 HMC1016 SMA1212 MAX2689EWS+T MAAMSS0041TR MAAM37000-A1G LTC6430AIUF-15\#PBF CHA5115-QDG SMA70-2 SMA4011 A231 HMCAUH232 LX5511LQ LX5511LQ-TR HMC7441-SX HMC-ALH310


[^0]:    **R2-R4 form an optional 2.5dB attenuator pad.

