## 100Mbps Full-Duplex RS-485/RS-422

 Transceiver for Long Cables
## Benefits and Features

- High-Speed Operation Over Long Distances
- Up to 100Mbps Data Rate
- Integrated Preemphasis Extends Cable Length
- High Receiver Sensitivity
- Wide Receiver Bandwidth
- Symmetrical Receiver Thresholds
- Integrated Protection Increases Robustness
- -15 V to +15 V Common Mode Range
- $\pm 15 \mathrm{kV}$ ESD Protection (Human Body Model)
- $\pm 7 \mathrm{kV}$ IEC61000-4-2 Air-Gap ESD Protection
- $\pm 6 \mathrm{kV}$ IEC61000-4-2 Contact Discharge ESD Protection
- Driver Outputs are Short-Circuit Protected
- Flexibility for Many Different Applications
- 3V to 5.5V Supply Range
- Low Voltage Logic Supply Down to 1.6 V
- Low $5 \mu \mathrm{~A}$ (max) Shutdown Current
- Available in 12-pin TDFN ( $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ ) Package
- $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Operating Temperature Range


## Ordering Information appears at end of data sheet.

## Simplified Block Diagram



| Absolute Maximum Ratings |
| :---: |
| $\mathrm{V}_{\text {Cc }}$..............................................................-0.3 V to +6 V |
| RE, DE, DI, VL .............................................-0.3 V to +6 V |
| RO .....................................................-0.3 V to ( $\left.\mathrm{V}_{\mathrm{L}}+0.3\right) \mathrm{V}$ |
| PSET ...............................................-0.3 V to ( $\left.\mathrm{V}_{C C}+0.3\right) \mathrm{V}$ |
| A, B, Y, Z ........................................................-15V to +15V |
| Short-Circuit Duration (RO, Y, Z) to GND |
| Continuous Power Dissipation (Single Layer Board (derate $15.9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )) ........................... 1269 mW |


| Continuous Power Dissipation $24.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\left.+70^{\circ} \mathrm{C}\right)$ ). | Board (derate ........... 1951 mW |
| :---: | :---: |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Junction Temperature | $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Reflow Temperature | $+300^{\circ} \mathrm{C}$ |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Information

## 12 TDFN-EP

| PACKAGE CODE | TD1233+1C |
| :--- | :--- |
| Outline Number | $\underline{21-0664}$ |
| Land Pattern Number | $\underline{90-0397}$ |
| Thermal Resistance, Single-Layer Board: |  |
| Junction to Ambient $\left(\theta_{\mathrm{JA}}\right)$ | $63^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction to Case $\left(\theta_{\mathrm{JC}}\right)$ | $8^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance, Four-Layer Board: |  |
| Junction to Ambient $\left(\theta_{\mathrm{JA}}\right)$ | $41^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction to Case $\left(\theta_{\mathrm{JC}}\right)$ | $8^{\circ} \mathrm{C} / \mathrm{W}$ |

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a " + ", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.
Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

## Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=1.6 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{L}} \leq \mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted (Notes 1, 2) )

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER |  |  |  |  |  |  |  |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ | Preemphasis disabled |  | 3.0 |  | 5.5 | V |
|  |  | Preemphasis enabled |  | 4.5 | 5 | 5.5 |  |
| Supply Current | ICC | $D E=$ high, $\overline{R E}=$ low, no load |  |  | 12.7 | 16.5 | mA |
| Shutdown Supply Current | ISHDN | $D E=$ low, $\overline{\mathrm{RE}}=$ high |  |  |  | 5 | $\mu \mathrm{A}$ |
| Logic Supply Voltage | $\mathrm{V}_{\mathrm{L}}$ |  |  | 1.6 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Logic Supply Current | IL | No load on RO |  |  | 16.4 | 23 | $\mu \mathrm{A}$ |
| DRIVER |  |  |  |  |  |  |  |
| Differential Driver Output | $\mathrm{V}_{\mathrm{OD}}$ | Figure 1, Figure 2 | $\mathrm{R}_{\mathrm{L}}=54 \Omega$ | 1.5 |  |  | V |
|  |  |  | $R_{L}=100 \Omega$ | 2.0 |  |  |  |
| Differential Driver Preemphasis Ratio | DPRE | Preemphasis enabled, $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq$ 5.5V (Note 3) | $\mathrm{R}_{\mathrm{L}}=54 \Omega$ | 1.33 | 1.37 | 1.41 | V/V |
|  |  |  | $R_{L}=100 \Omega$ | 1.33 | 1.37 | 1.41 |  |
| Change in Magnitude of Differential Output Voltage | $\Delta \mathrm{V}_{\mathrm{OD}}$ | $\mathrm{R}_{\mathrm{L}}=54 \Omega$, Figure 1 ( Note 4) |  |  |  | 0.2 | V |
| Driver Common-Mode Output Voltage | Voc | $R_{L}=54 \Omega$, Normal mode and preemphasis, Figure 1 |  |  | $\mathrm{V}_{\mathrm{CC}} / 2$ | 3 | V |
| Change In Magnitude of Common-Mode Voltage | $\Delta V_{\text {OC }}$ | $R_{L}=100 \Omega$ or $54 \Omega$, Figure 1 (Note 4) |  |  |  | 0.2 | V |
| Single-Ended Driver Output High | $\mathrm{V}_{\mathrm{OH}}$ | Y or Z output | $\mathrm{I}_{\text {OUT }}=-20 \mathrm{~mA}$ | 2.2 |  |  | V |
| Single-Ended Driver Output Low | $\mathrm{V}_{\mathrm{OL}}$ | Y or Z output | $\mathrm{l}_{\text {OUT }}=+20 \mathrm{~mA}$ |  |  | 0.8 | V |
| Differential Output Capacitance | COD | $\mathrm{DE}=\overline{\mathrm{RE}}=$ high, $\mathrm{f}=4 \mathrm{MHz}$ |  |  | 50 |  | pF |
| Driver Short-Circuit Output Current | \|lost| | $-15 \mathrm{~V} \leq \mathrm{V}_{\text {OUT }} \leq+15 \mathrm{~V}$ |  |  |  | 250 | mA |
| RECEIVER |  |  |  |  |  |  |  |
| Input Current (A and B) | $\mathrm{I}_{\mathrm{A}, \mathrm{B}}$ | $\begin{aligned} & \mathrm{DE}=\mathrm{GND}, \mathrm{~V}_{\mathrm{CC}}= \\ & \mathrm{GND},+3.6 \mathrm{~V} \text { or } 5.5 \mathrm{~V} \end{aligned}$ | $\mathrm{V}_{\text {IN }}=+12 \mathrm{~V}$ |  |  | +1100 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{V}_{\text {IN }}=-7 \mathrm{~V}$ | -1000 |  |  |  |
| Differential Input Capacitance | $\mathrm{C}_{\text {A,B }}$ | Between $A$ and $B, D E=G N D$,$\mathrm{f}=2 \mathrm{MHz}$ |  | 50 |  |  | pF |
| Common Mode Voltage Range | $\mathrm{V}_{\mathrm{CM}}$ |  |  | -15 |  | +15 | V |
| Receiver Differential Threshold High | $\mathrm{V}_{\text {TH_H }}$ | $-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+15 \mathrm{~V}$ |  | +50 |  | +200 | mV |
| Receiver Differential Threshold Low | $\mathrm{V}_{\text {TH_L }}$ | $-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+15 \mathrm{~V}$ |  | -200 |  | -50 | mV |
| Receiver Input Hysteresis | $\Delta \mathrm{V}_{\text {TH }}$ | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$, time from last transition is$<t_{D \_} F S$ |  | 250 |  |  | mV |
| Differential Input Fail-Safe Level | $\mathrm{V}_{\text {TH_FS }}$ | $-15 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CM}} \leq+15 \mathrm{~V}$ |  | -50 |  | +50 | mV |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=1.6 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{L}} \leq \mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted (Notes 1, 2) )

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC INTERFACE ( $\overline{\mathrm{RE}}, \mathrm{RO}, \mathrm{DE}, \mathrm{DI})$ |  |  |  |  |  |  |
| Input Voltage High | $\mathrm{V}_{\mathrm{IH}}$ | DE, DI, $\overline{R E}$ | $\begin{gathered} 2 / 3 \mathrm{x} \\ \mathrm{~V}_{\mathrm{L}} \end{gathered}$ |  |  | V |
| Input Voltage Low | $\mathrm{V}_{\text {IL }}$ | DE, DI, $\overline{R E}$ |  |  | $1 / 3 \times V_{L}$ | V |
| Input Current | $\mathrm{I}_{\mathrm{IN}}$ | DI and DE, $\overline{\mathrm{RE}}$ (after first transition) | -2 |  | +2 | $\mu \mathrm{A}$ |
| Input Impedance on First Transition | RIN_FT | DE, $\overline{\mathrm{RE}}$ |  |  | 10 | $\mathrm{k} \Omega$ |
| RO Output Voltage High | $\mathrm{V}_{\mathrm{OH}}$ | $\begin{aligned} & \overline{R E}=G N D,\left(V_{A}-V_{B}\right)>200 \mathrm{mV}, \\ & \mathrm{I}_{\text {OUT }}=-1 \mathrm{~mA} \end{aligned}$ | $V_{L}-0.4$ |  |  | V |
| RO Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\begin{aligned} & \overline{\mathrm{RE}}=\mathrm{GND},\left(\mathrm{~V}_{\mathrm{A}}-\mathrm{V}_{\mathrm{B}}\right)<-200 \mathrm{mV}, \\ & \mathrm{l}_{\mathrm{OUT}}=+1 \mathrm{~mA} \end{aligned}$ |  |  | 0.4 | V |
| Three-State Output Current at Receiver | lozR | $\overline{\mathrm{RE}}=$ high, $0 \leq \mathrm{V}_{\mathrm{RO}} \leq \mathrm{V}_{\mathrm{L}}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| PROTECTION |  |  |  |  |  |  |
| Thermal Shutdown Threshold | $\mathrm{T}_{\text {SH }}$ |  |  | +160 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal Shutdown Hysteresis | TSH_HYS |  |  | 10 |  | ${ }^{\circ} \mathrm{C}$ |
| ESD Protection (A and B Pins) |  | Human Body Model |  | $\pm 15$ |  | kV |
|  |  | IEC61000-4-2 Air Gap Discharge to GND |  | $\pm 7$ |  |  |
|  |  | IEC61000-4-2 Contact Discharge to GND |  | $\pm 6$ |  |  |
| ESD Protection (All Other Pins) |  | Human Body Model |  | $\pm 2$ |  | kV |

## Electrical Characteristics - Switching

$\left(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=1.6 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{L}} \leq \mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted (Note 1, 2) )

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER (Note 5) |  |  |  |  |  |  |
| Driver Propagation Delay | $\mathrm{t}_{\text {DPLH }}$ | $\mathrm{R}_{\mathrm{L}}=54 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Figures 3, 4 |  |  | 20 | ns |
|  | $t_{\text {DPHL }}$ | $\mathrm{R}_{\mathrm{L}}=54 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Figures 3, 4 |  |  | 20 |  |
| Differential Driver Output Skew | $t_{\text {t }}$ SKEW | $\begin{aligned} & \left\|\mathrm{t}_{\mathrm{DPLH}}-\mathrm{t}_{\mathrm{DPHL}}\right\| \\ & \mathrm{R}_{\mathrm{L}}=54 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \end{aligned}$ <br> Figure 3, Figure 4 <br> (Note 6) | $\begin{aligned} & V_{L}=V_{C C}, \\ & V_{C C} \geq 3 V \end{aligned}$ |  | 1.2 | ns |
|  |  | $\mid t_{\text {DPLH }}$ - $\mathrm{t}_{\text {DPHL }} \mid$, $\mathrm{R}_{\mathrm{L}}=54 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ <br> Figure 3, Figure 4 $\overline{(\text { Note 6) }}$ | $V_{\mathrm{L}}$ does not equal $\mathrm{V}_{\mathrm{Cc}}$ |  | 1.6 |  |
| Driver Differential Output Rise and Fall Time | $\mathrm{t}_{\mathrm{HL}}$, tiH | $\mathrm{R}_{\mathrm{L}}=54 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Figure 4 (Note 6) |  |  | 3 | ns |
| Data Rate | DR |  |  |  | 100 | Mbps |

## Electrical Characteristics - Switching (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=1.6 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{L}} \leq \mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted (Note 1, 2) )

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Driver Enable to Output High | ${ }_{\text {t }}^{\text {DZH }}$ | $\mathrm{R}_{\mathrm{L}}=500 \Omega, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$, Figure 5, Figure 6 |  |  |  | 30 | ns |
| Driver Enable to Output Low | $\mathrm{t}_{\text {DZL }}$ | $R_{L}=500 \Omega, C_{L}=50 p F$, Figure 5, Figure 6 |  |  |  | 30 | ns |
| Driver Disable Time from Low | $t_{\text {tLZ }}$ | $R_{L}=500 \Omega, C_{L}=50 \mathrm{pF}$, Figure 5, Figure 6 |  |  |  | 30 | ns |
| Driver Disable Time from High | $t_{\text {DHZ }}$ | $R_{L}=500 \Omega, C_{L}=50 \mathrm{pF}$, Figure 5, Figure 6 |  |  |  | 30 | ns |
| Driver Enable from Shutdown to Output High | $t_{\text {DZH(SHDN }}$ | $R_{L}=1 \mathrm{k} \Omega, C_{L}=15 \mathrm{pF}$, Figure 5, Figure 6 |  |  |  | 100 | $\mu \mathrm{s}$ |
| Driver Enable from Shutdown to Output Low | tDZL(SHDN) | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, Figure 5, Figure 6 |  |  |  | 100 | $\mu \mathrm{s}$ |
| Time to Shutdown | tshDN | (Note 7, Note 8) |  | 50 |  | 800 | ns |
| Driver Preemphasis Interval | tpre | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 5.5 \mathrm{~V},$ <br> Figure 2 | $\mathrm{R}_{\text {PSET }}=4 \mathrm{k} \Omega$ | 10 | 13 | 16 | ns |
|  |  |  | $\mathrm{R}_{\text {PSET }}=400 \mathrm{k} \Omega$ | 0.8 | 1 | 1.2 | $\mu \mathrm{s}$ |
| RECEIVER (Note 5) |  |  |  |  |  |  |  |
| Delay to Fail-Safe Operation | $t_{\text {D_FS }}$ |  |  |  | 10 |  | $\mu \mathrm{s}$ |
| Receiver Propagation Delay | $\mathrm{t}_{\text {RPLH }}$ | $C_{L}=15 p F$, Figure 7, Figure 8 |  |  |  | 20 | ns |
|  | $\mathrm{t}_{\text {RPHL }}$ | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, Figure 7, Figure 8 |  |  |  | 20 |  |
| Receiver Output Skew | $t_{\text {RSKEW }}$ | $\left\|t_{R P H L}-t_{\text {RPLH }}\right\|, C_{L}=15 \mathrm{pF}$, Figure 7, Figure 8 |  |  |  | 2.5 | ns |
| Data Rate | DR |  |  |  |  | 100 | Mbps |
| Receiver Enable to Output High | $\mathrm{t}_{\text {RZH }}$ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, Figure 9 |  |  |  | 30 | ns |
| Receiver Enable to Output Low | $t_{\text {RZL }}$ | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, Figure 9 |  |  |  | 30 | ns |
| Receiver Disable Time from Low | trLZ | $R_{L}=1 \mathrm{k} \Omega, C_{L}=15 \mathrm{pF}$, Figure 9 |  |  |  | 30 | ns |
| Receiver Disable Time from High | $\mathrm{t}_{\mathrm{RHZ}}$ | $R_{L}=1 \mathrm{k} \Omega, C_{L}=15 \mathrm{pF}$, Figure 9 |  |  |  | 30 | ns |
| Receiver Enable from Shutdown to Output High | $t_{\text {RZH ( }}$ (SHDN) | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, Figure 9 |  |  |  | 100 | $\mu \mathrm{s}$ |
| Receiver Enable from Shutdown to Output Low | $\mathrm{t}_{\text {RZL }}$ (SHDN) | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, Figure 9 |  |  |  | 100 | $\mu \mathrm{s}$ |
| Time to Shutdown | tsHDN | (Note 7, Note 8) |  | 50 |  | 800 | ns |

Note 1: All devices are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Specifications for all temperature limits are guaranteed by design.
Note 2: All currents into the device are positive; all currents out of the device are negative. All voltages are referenced to device ground, unless otherwise noted.
Note 3: $\mathrm{V}_{\mathrm{ODP}}$ is the differential voltage between Y and Z during the preemphasis interval and is the differential voltage when preemphasis is disabled. $V_{\text {ODP }}=D_{\text {PRE }} \times V_{O D}$.
Note 4: $\Delta \mathrm{V}_{\mathrm{OD}}$ and $\Delta \mathrm{V}_{\mathrm{OC}}$ are the changes in $\mathrm{V}_{\mathrm{OD}}$ and $\mathrm{V}_{\mathrm{OC}}$, respectively, when the DI input changes state.
Note 5: Capacitive load includes test probe and fixture capacitance.
Note 6: Not production tested. Guaranteed by design.
Note 7: Shutdown is enabled by driving $\overline{R E}$ high and DE low. The device is guaranteed to have entered shutdown after tSHDN has elapsed.
Note 8: The timing parameter refers to the driver or receiver enable delay, when the device has exited the initial hot-swap protect state and is in normal operating mode.


Figure 1. Driver DC Test Load


Figure 2. Driver Preemphasis Timing


Figure 3. Driver Timing Test Circuit


Figure 4. Driver Propagation Delays


Figure 5. Driver Enable and Disable Times ( $\left.t_{D Z H}, t_{D H Z}\right)$


Figure 6. Driver Enable and Disable Times ( $\left.t_{D Z L}, t_{D L Z}\right)$


Figure 7. Receiver Propagation Delay Test Circuit


Figure 8. Receiver Propagation Delays


Figure 9. Receiver Enable and Disable Times

## Typical Operating Characteristics

$V_{C C}=5 \mathrm{~V}, \mathrm{VL}=\mathrm{V}_{\mathrm{CC}}, 60 \Omega$ termination between Y and $\mathrm{Z}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.




## Typical Operating Characteristics (continued)

$\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{VL}=\mathrm{V}_{\mathrm{CC}}, 60 \Omega$ termination between Y and $\mathrm{Z}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.



Pin Configuration


## Pin Description

MAX22502E

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\mathrm{CC}}$ | Supply Input. Bypass $\mathrm{V}_{\mathrm{CC}}$ to ground with a $0.1 \mu \mathrm{~F}$ ceramic capacitor as close to the device as possible. |
| 2 | $\mathrm{V}_{\mathrm{L}}$ | Logic Supply Input. $\mathrm{V}_{\mathrm{L}}$ defines the interface logic levels on $\mathrm{DE}, \mathrm{DI}$, and RO. Apply a voltage between 1.6 V to 5.5 V to $\mathrm{V}_{\mathrm{L}}$. Ensure that $\mathrm{V}_{\mathrm{L}} \leq \mathrm{V}_{\mathrm{CC}}$ for normal operation. Bypass $\mathrm{V}_{\mathrm{L}}$ to ground with a $0.1 \mu \mathrm{~F}$ capacitor as close to the device as possible. |
| 3 | RO | Receiver Output. See the Receiving Function Table for more information. |
| 4 | $\overline{\mathrm{RE}}$ | Receiver Enable. Set $\overline{\mathrm{RE}}$ high to disable the receiver and tri-state RO. The device is in low-power shutdown when $\overline{R E}=$ high and $D E=$ low. |
| 5 | DE | Driver Output Enable. Set DE high to enable driver. Set DE low to three-state the driver output. |
| 6 | DI | Driver Input. See the Transmitting Function Table for more information. |
| 7 | PSET | Preemphasis Select Control Input. Connect a resistor from PSET to GND to select the preemphasis duration. See the Layout Recommendations in the Applications Information section for more information. To disable preemphasis, connect PSET to GND or $\mathrm{V}_{\mathrm{CC}}$. |
| 8 | GND | Ground |
| 9 | Y | Noninverting Driver Output |
| 10 | Z | Inverting Driver Output |
| 11 | B | Inverting Receiver Input |
| 12 | A | Noninverting Receiver Input |

## Functional Diagrams

Transmitting Function Table

| INPUTS |  |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{RE}}$ | DE | DI | $\mathbf{Y}$ | $\mathbf{Z}$ |
| X | 1 | 1 | 1 | 0 |
| X | 1 | 0 | 0 | 1 |
| 0 | 0 | X | High Impedance | High Impedance |
| 1 | 0 | X | Shutdown. Y and Z are high-impedance |  |

$X=$ Don't care

Receiving Function Table

| INPUTS |  |  |  | OUTPUTS |
| :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{RE}}$ | DE | $\left(\mathrm{V}_{\mathrm{A}}-\mathrm{V}_{\mathrm{B}}\right)$ | Time from Last A-B Transition | RO |
| 0 | X | $\geq \mathrm{V}_{\text {TH_H }}$ | Always | 1 |
| 0 | X | $\mathrm{V}_{\text {TH_L }}<\left(\mathrm{V}_{\mathrm{A}}-\mathrm{V}_{\mathrm{B}}\right)<\mathrm{V}_{\text {TH_H }}$ | $<t_{\text {D_F }}$ F | Indeterminate <br> RO is latched to previous value |
| 0 | X | $-50 \mathrm{mV}<\left(\mathrm{V}_{\mathrm{A}}-\mathrm{V}_{\mathrm{B}}\right)<+50 \mathrm{mV}$ | > tD_FS | 1 |
| 0 | X | $\leq \mathrm{V}_{\text {TH_L }}$ | Always | 0 |
| 0 | X | Open/Shorted | $>t_{\text {D F }}$ S | 1 |
| 1 | 1 | X | X | High Impedance |
| 1 | 0 | X | X | Shutdown. RO is high-impedance |

$x=$ Don't care

## Full-Duplex Point-to-Point Application Circuit



## MAX22502E

## Detailed Description

The MAX22502E ESD-protected RS-485/RS-422 transceiver is optimized for high-speed, full-duplex communications over long cables. This transceiver features integrated hot-swap functionality to eliminate false transitions on the driver during power-up or during a hot-plug event. Fail-safe receiver inputs guarantee a logic-high on the receiver output when inputs are shorted or open for longer than $10 \mu \mathrm{~s}$ (typ).

## Receiver Threshold Voltages

The MAX22502E receiver features a large threshold hysteresis of 250 mV (typ) for increased differential noise rejection.
Additionally, the receiver features symmetrical threshold voltages. Symmetric thresholds have the advantage that recovered data at the RO output does not have duty cycle distortion. Typically, fail-safe receivers, which have unipolar (non-symmetric)thresholds, showsomeduty cycledistortion at high signal attenuation due to long cable lengths.

## Preemphasis

When powered by 5 V , the MAX22502E features integrated driver preemphasis circuitry, which strongly improves signal integrity at high data rates over long distances by reducing intersymbol interference (ISI) caused by long cables. Preemphasis is set by connecting a resistor (RPSET) between PSET and ground.
Long cables attenuate the high-frequency content of transmitted signals due to the cable's limited bandwidth. This causes signal/pulse distortion at the receiving end, resulting in ISI. ISI causes jitter in data and clock recovery circuits. ISI can be visualized by considering the following cases: If a series of ones (1s) is transmitted, followed by a zero ( 0 ), the transmission-line voltage has risen to a high value by the end of the string of ones. It takes longer for the signal to move toward the ' 0 ' state because the starting voltage on the line is so far from the zero crossing. Similarly, if a data pattern has a string of zeros followed by a one and then another zero, the one-to-zero transition starts from a voltage that is much closer to the zero crossing ( $V_{Y}-V_{Z}=0$ ) and it takes much less time for the signal to reach the zero crossing.
Preemphasis reduces ISI by boosting the differential signal amplitude at every transition edge, counteracting the high frequency attenuation of the cable. When the DI input changes from a logic low to a logic high, the differential output $\left(V_{Y}-V_{Z}\right)$ is driven high to $V_{O D P}$. At the end of the preemphasis interval, the differential voltage returns to a lower level ( $\mathrm{V}_{\mathrm{OD}}$ ). The preemphasis differential high voltage ( $\mathrm{V}_{\mathrm{ODP}}$ ) is typically 1.37 times the $\mathrm{V}_{\mathrm{OD}}$ voltage.

## 100Mbps Full-Duplex RS-485/RS-422 Transceiver for Long Cables

If DI switches back to a logic-low state before the preemphasis interval ends, the differential output switches directly from the 'strong' $V_{\text {ODP }}$ high to a 'strong' low (-V ODP).
Driver behavior is similar when the DI input changes from a logic-high to a logic-low. When this occurs, the differential output is pulled low to - $\mathrm{V}_{\mathrm{ODP}}$ until the end of the preemphasis interval, at which point $V_{Y}-V_{Z}=-V_{O D P}$.

## Preemphasis Setting

Connect a resistor (RPSET) between PSET and GND to set the preemphasis time interval on the MAX22502E. An optimum preemphasis interval ranges from 1 to 1.5 unit intervals (bit time). Use the following equation to calculate the resistance needed on PSET to achieve a 1.2 preemphasis interval:

$$
R_{\text {PSET }}=400 \times 109 / D R
$$

where DR is the data rate and $1 \mathrm{Mbps} \leq \mathrm{DR} \leq 100 \mathrm{Mbps}$.
Preemphasis only minimally degrades the jitter on the eye diagram when using short cables, making it reasonable to permanently enable preemphasis on systems where cable lengths may vary or change. Figure 10 and Figure 11 are eye diagrams taken at 100 Mbps over a 10 m cat5e cable. Note that the eye varies only slightly as preemphasis is enabled or disabled.

Figure 12 and Figure 13 show the driver eye diagrams over a long cable length. The MAX22502E was used as the driver and the eye diagrams were taken at the receiver input after a length of 100 m cat5e cable. Figure 12 shows the signalatthe receiverwhenthedriverpreemphasis is disabled. Figure 13 shows the receiver signal when preemphasis is enabled.

## Fail-Safe Functionality

The MAX22502E features fail-safe receiver inputs, guaranteeing a logic-high on the receiver output (RO) when the receiver inputs are shorted or open for longer than $10 \mu \mathrm{~s}$ (typ). When the differential receiver input voltage is less than 50 mV for more than $10 \mu \mathrm{~s}$ (typ), RO is logic-high. For example, in the case of a terminated bus with all transmitters disabled, the receiver's differential input voltage is pulled to 0 V by the termination resistor, so $\left(V_{A}-V_{B}=0 V\right)>-50 \mathrm{mV}$ and $R O$ is guaranteed to be a logic-high after $10 \mu \mathrm{~s}$ (typ).

## Driver Single-Ended Operation

The $Y$ and $Z$ outputs on the MAX22502E can be used in the standard differential operating mode or as singleended outputs. Because the driver outputs swing rail-torail, they can also be used as individual standard TTL logic outputs.


Figure 10. Eye Diagram, 100Mbps Over 10m Cat5e Cable, Preemphasis Disabled, $V_{C C}=V_{L}=5 \mathrm{~V}$


Figure 12. Eye Diagram, 50Mbps Over 100m Cat5e Cable, Preemphasis Disabled, $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{L}}=5 \mathrm{~V}$


Figure 11. Eye Diagram, 100Mbps Over 10m Cat5e Cable, Preemphasis Enabled, $V_{C C}=V_{L}=5 \mathrm{~V}$


Figure 13. Eye Diagram, 50Mbps Over 100m Cat5e Cable, Preemphasis Enabled, $V_{C C}=V_{L}=5 \mathrm{~V}$

## 100Mbps Full-Duplex RS-485/RS-422 Transceiver for Long Cables

## Driver Output Protection

Two mechanisms prevent excessive output current and power dissipation caused by faults or by bus contention. The first, a current limit on the output stage provides immediate protection against short circuits over the whole commonmode voltage range. The second, a thermal-shutdown circuit, forces the driver outputs into a high-impedance state if the die temperature exceeds $+160^{\circ} \mathrm{C}$ (typ).

## Low-Power Shutdown Mode

The MAX22502E features low-power shutdown mode to reduce supply current when the transceiver is not needed. Pull the RE input high and the DE input low to put the device in low-power shutdown mode. If the inputs are in this state for at least 800 ns , the part is guaranteed to enter shutdown. The MAX22502E draws $5 \mu \mathrm{~A}$ (max) of supply current when the device is in shutdown.
The $\overline{R E}$ and DE inputs can be driven simultaneously. The MAX22502E is guaranteed not to enter shutdown if $\overline{R E}$ is high and DE is low for less than 50 ns.

## Hot-Swap Capability

The $D E$ and $\overline{R E}$ enable inputs feature hot-swap functionality. At each input there are two NMOS devices, M1 and M2 (Figure 14). When $\mathrm{V}_{\mathrm{CC}}$ ramps from zero, an internal 10 ms timer turns on M2 and sets the SR latch, which also turns on M1. Transistors M2, a $500 \mu \mathrm{~A}$ current sink, and M1, a $100 \mu \mathrm{~A}$ current sink, pull DE to GND through a $5 \mathrm{k} \Omega$ resistor. M2 is designed to pull DE to the disabled state against an external parasitic capacitance up to 100 pF that can drive DE high. After $10 \mu \mathrm{~s}$, the timer deactivates M2 while M1 remains on, holding DE low against three-state leakages that can drive DE high. M1 remains on until an external source overcomes the required input current. At this time, the SR latch resets and M1 turns off. When M1 turns off, DE reverts to a standard, high-impedance CMOS input. Whenever $\mathrm{V}_{\mathrm{CC}}$ drops below 1 V , the hotswap input is reset.
There is a complimentary circuit for $\overline{R E}$ that uses two PMOS devices to pull $\overline{R E}$ to $V_{C C}$.


TIMER


Figure 14. Simplified Structure of the Driver Enable (DE) Pin

## Applications Information

## Powering the MAX22502E

No particular power supply sequencing is required for the MAX22502 $\mathrm{V}_{\mathrm{C}}$ and $\mathrm{V}_{\mathrm{L}}$ supplies during power-up. However, ensure that $V_{L} \leq V_{C C}$ for normal operation.

## Layout Recommendations

Ensure that the preemphasis set resistor (RPSET) is located close to the PSET and GND pins in order to minimize interference by other signals. Minimize the trace length to the PSET resistor. Additionally, place a ground plane under RPSET and surround it with ground connections/ traces to minimize interference from the $A$ and $B$ switching signals. See Figure 15.

## Network Topology

The MAX22502E transceiver is designed for high-speed bidirectional RS-485/RS-422 data communications. Multidrop networks can cause impedance discontinuities which affect signal integrity. Maxim recommends using a point-to-point network topology, instead of a multidrop topology, when communicating with high data rates. Terminate the transmission line at both ends with the cable's characteristic impedance to reduce reflections.


Figure 15. Sample PSET Resistor Placement

## Ordering Information

| PART | PREEMPHASIS | LOGIC SUPPLY | PIN-PACKAGE | PACKAGE <br> CODE |
| :---: | :---: | :---: | :---: | :---: |
| MAX22502EATC+ | Y | Y | TDFN12-EP* | TD1233+1C |
| MAX22502EATC+T | Y | Y | TDFN12-EP* | TD1233+1C |

+Denotes a lead (Pb)-free/RoHS-compliant package.
*EP = Exposed Pad

## Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | PASCRIPTION <br> PHANGED |  |
| :---: | :---: | :--- | :---: |
| 0 | $8 / 17$ | Initial release | - |
| 1 | $4 / 19$ | Corrected part references in the text | 14,17 |
| .1 |  | Corrected typo in Figure 8 | 8 |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for RS-422/RS-485 Interface IC category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
NSI83085 WS3088EESA-GEC ADM2687EBRIZ-RL7 MAX489CPD+ MAX485ESA+T MAX491EPD+ MAX488EEPA+ MAX3080CPD+ MXL1535EEWI+ SN65LBC173DR DS16F95J/883 MAX490ESA+T LTM2881IY-3\#PBF LT1791CN\#PBF LTM2881CY-3\#PBF LTC2852CDD\#PBF LTC2857IMS8-2\#PBF LT1791ACN\#PBF LTC487CS\#PBF MAX1487CUA+T XR3074XID-F XR3082XID-F SP1481EEN-L SN75ALS173NSR ADM3491ARZ-REEL ADM485JN ADM1485ANZ ADM1485JNZ ADM1490EBRMZ ADM489ABRZ ADM1491EBRZ-REEL7 ADM3070EYRZ ADM3073EARZ ADM4850ACPZ-REEL7 ADM4850ARMZ-REEL7 ADM485ANZ ADM485ARMZ ADM485JNZ ADM488ANZ ADM489ANZ ADM489ARUZ ADM3488ARZ ADM3488EARZ ADM3490ARZ ADM3493ARZ ADM4856ARZ-REEL7 ADM487EARZ-REEL7 ADM488ABRZ ADM1486ARZ ADM3075EWYRZ

