
Design
Resources

8
Support

Click here to ask an associate for production status of specific part numbers.

## Reinforced, Fast, Low-Power, Six-Channel Digital Isolators

## Product Highlights

- AEC-Q100 Qualification for /V Devices
- Reinforced Galvanic Isolation for Digital Signals
- 20-SSOP with 5.5 mm Creepage and Clearance
- Withstands $3.75 \mathrm{kV}_{\text {RMS }}$ for $60 \mathrm{~s}\left(\mathrm{~V}_{\text {ISO }}\right)$
- Continuously Withstands $784 \mathrm{~V}_{\text {RMS }}$ ( $\mathrm{V}_{\text {IOWM }}$ )
- Withstands $\pm 12.8 \mathrm{kV}$ Surge Between GNDA and GNDB with $1.2 / 50 \mu \mathrm{~s}$ Waveform
- High CMTI ( $50 \mathrm{kV} / \mu \mathrm{s}$, typ)
- Low Power Consumption
- 0.71 mW per Channel at 1 Mbps with $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$
- 1.34 mW per Channel at 1 Mbps with $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$
- 3.21 mW per Channel at 100 Mbps with $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$
- Low Propagation Delay and Low Jitter
- Maximum Data Rate Up to 200Mbps
- Low Propagation Delay 7ns (typ) at $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$
- Clock Jitter RMS 11.1ps (typ)
- Safety Regulatory Approvals (Pending)
- UL According to UL1577
- cUL According to CSA Bulletin 5A
- VDE 0884-11 Reinforced Insulation


## Key Applications

- Automotive
- Hybrid Electric Vehicle
- Chargers
- Battery Management System (BMS)
- Inverters

The MAX22563-MAX22566 are a family of 6-channel, reinforced, fast, low-power digital galvanic isolators using Maxim Integrated's proprietary process technology. All devices feature reinforced isolation with a withstand voltage rating of $3.75 \mathrm{kV}_{\mathrm{RMS}}$ for 60 seconds. Both automotive and general-purpose devices are rated for operation at ambient temperatures from $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
Devices with /V suffix are AEC-Q100 qualified. See the Ordering Information for all automotive grade part numbers.

- Industrial
- Isolated SPI, RS-232/422/485, CAN, Digital I/O
- Fieldbus Communications
- Motor Control
- Medical Systems

These devices transfer digital signals between circuits with different power domains, using as little as 0.71 mW per channel at 1 Mbps ( 1.8 V supply). The low-power feature reduces system dissipation, increases reliability, and enables compact designs.

## Simplified Application Diagram



## Pin Description



Devices are available with a maximum data rate of either 25 Mbps or 200 Mbps and with user-selectable defaulthigh or default-low outputs. The devices feature low propagation delay and low clock jitter, which reduces system latency.
Independent 1.71 V to 5.5 V supplies on each side also make the devices suitable for use as level translators.

The MAX22563 features three channels transmitting signals in one direction and three in opposite; the MAX22564 offers four channels transmitting signals in one direction and two in opposite; the MAX22565 provides five channels transmitting signals in one direction and one in opposite; the MAX22566 features all six channels transmitting signals in one direction.

## Ordering Information appears at end of data sheet.

| Absolute Maximum Ratings |
| :---: |
| $V_{\text {DDA }}$ to GNDA $\qquad$ $-0.3 \mathrm{~V} \text { to }+6 \mathrm{~V}$ |
| $V_{\text {DDB }}$ to GNDB.............................................-0.3V to +6 V |
| IN_ on Side A, ENA, DEFA to GNDA .................-0.3V to +6 V |
| IN_ on Side B, ENB, DEFB to GNDB .................-0.3V to +6V |
| OUT_ on Side A to GNDA ................. -0.3 V to ( $\mathrm{V}_{\text {DDA }}+0.3 \mathrm{~V}$ ) |
| OUT_ on Side B to GNDB .................. 0.3 V to ( $\mathrm{V}_{\text {DDB }}+0.3 \mathrm{~V}$ ) |
| Short-Circuit Continuous Current |
| OUT_ on Side A to GNDA ................................... $\pm 30 \mathrm{~mA}$ |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Information

PACKAGE TYPE: 20 SSOP

| Package Code | A20MS +7 |
| :--- | :--- |
| Outline Number | $\underline{21-0056}$ |
| Land Pattern Number | $\underline{90-0094}$ |
| THERMAL RESISTANCE, FOUR LAYER BOARD: | $94.30^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Ambient $\left(\theta_{\mathrm{JA}}\right)$ | $43.70^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction-to-Case Thermal Resistance $\left(\theta_{\mathrm{JC}}\right)$ |  |

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.
For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a " + ", " $\#$ ", or "" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

## DC Electrical Characteristics

( $\mathrm{V}_{\text {DDA }}-\mathrm{V}_{\mathrm{GNDA}}=1.71 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=1.71 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{GNDA}}=\mathrm{V}_{\mathrm{GNDB}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Notes 1,3)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY VOLTAGE |  |  |  |  |  |  |  |
| Supply Voltage | $\mathrm{V}_{\text {DDA }}$ | Relative to GNDA |  | 1.71 |  | 5.5 | V |
|  | $V_{\text {DDB }}$ | Relative to GNDB |  | 1.71 |  | 5.5 |  |
| Undervoltage-Lockout Threshold | VUVLO_ | $\mathrm{V}_{\text {DD_ }}$ rising |  | 1.5 | 1.6 | 1.66 | V |
| Undervoltage-Lockout Threshold Hysteresis | VUVLO_HYST |  |  |  | 45 |  | mV |
| MAX22563 SUPPLY CURRENT (Note 2) |  |  |  |  |  |  |  |
| Side A Supply Current | IDDA | 500 kHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $\mathrm{V}_{\text {DDA }}=5 \mathrm{~V}$ |  | 1.23 | 2.28 | mA |
|  |  |  | $\mathrm{V}_{\text {DDA }}=3.3 \mathrm{~V}$ |  | 1.22 | 2.25 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=2.5 \mathrm{~V}$ |  | 1.21 | 2.24 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=1.8 \mathrm{~V}$ |  | 1.18 | 1.97 |  |
|  |  | 50 MHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $\mathrm{V}_{\text {DDA }}=5 \mathrm{~V}$ |  | 7.83 | 10.26 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=3.3 \mathrm{~V}$ |  | 6.47 | 8.71 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=2.5 \mathrm{~V}$ |  | 5.90 | 8.03 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=1.8 \mathrm{~V}$ |  | 5.35 | 7.10 |  |
| Side B Supply Current | $I_{\text {DDB }}$ | 500 kHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $\mathrm{V}_{\text {DDB }}=5 \mathrm{~V}$ |  | 1.23 | 2.28 | mA |
|  |  |  | $\mathrm{V}_{\text {DDB }}=3.3 \mathrm{~V}$ |  | 1.22 | 2.25 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=2.5 \mathrm{~V}$ |  | 1.21 | 2.24 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=1.8 \mathrm{~V}$ |  | 1.18 | 1.97 |  |
|  |  | 50 MHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $\mathrm{V}_{\text {DDB }}=5 \mathrm{~V}$ |  | 7.83 | 10.26 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=3.3 \mathrm{~V}$ |  | 6.47 | 8.71 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=2.5 \mathrm{~V}$ |  | 5.90 | 8.03 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=1.8 \mathrm{~V}$ |  | 5.35 | 7.10 |  |
| MAX22564 SUPPLY CURRENT (Note 2) |  |  |  |  |  |  |  |
| Side A Supply Current | IDDA | 500 kHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $\mathrm{V}_{\text {DDA }}=5 \mathrm{~V}$ |  | 1.09 | 2.01 | mA |
|  |  |  | $\mathrm{V}_{\text {DDA }}=3.3 \mathrm{~V}$ |  | 1.07 | 1.99 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=2.5 \mathrm{~V}$ |  | 1.06 | 1.98 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=1.8 \mathrm{~V}$ |  | 1.04 | 1.66 |  |
|  |  | 50 MHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $\mathrm{V}_{\text {DDA }}=5 \mathrm{~V}$ |  | 7.63 | 10.10 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=3.3 \mathrm{~V}$ |  | 6.67 | 9.01 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=2.5 \mathrm{~V}$ |  | 6.28 | 8.52 |  |
|  |  |  | $V_{\text {DDA }}=1.8 \mathrm{~V}$ |  | 5.84 | 7.67 |  |
| Side B Supply Current | $I_{\text {DDB }}$ | 500 kHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $\mathrm{V}_{\text {DDB }}=5 \mathrm{~V}$ |  | 1.38 | 2.55 | mA |
|  |  |  | $\mathrm{V}_{\text {DDB }}=3.3 \mathrm{~V}$ |  | 1.36 | 2.52 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=2.5 \mathrm{~V}$ |  | 1.35 | 2.51 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=1.8 \mathrm{~V}$ |  | 1.32 | 2.28 |  |
|  |  | 50 MHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $\mathrm{V}_{\text {DDB }}=5 \mathrm{~V}$ |  | 8.04 | 10.38 |  |
|  |  |  | $\mathrm{V}_{\mathrm{DDB}}=3.3 \mathrm{~V}$ |  | 6.27 | 8.41 |  |

Reinforced, Fast, Low-Power, Six-Channel
$\left(\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=1.71 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=1.71 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{GNDA}}=\mathrm{V}_{\mathrm{GNDB}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Notes 1, 3)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\text {DDB }}=2.5 \mathrm{~V}$ |  | 5.54 | 7.53 |  |
|  |  |  | $\mathrm{V}_{\mathrm{DDB}}=1.8 \mathrm{~V}$ |  | 4.87 | 6.53 |  |
| MAX22565 SUPPLY CURRENT (Note 2) |  |  |  |  |  |  |  |
| Side A Supply Current | IDDA | 500kHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $V_{\text {DDA }}=5 \mathrm{~V}$ |  | 0.94 | 1.74 | mA |
|  |  |  | $\mathrm{V}_{\text {DDA }}=3.3 \mathrm{~V}$ |  | 0.93 | 1.72 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=2.5 \mathrm{~V}$ |  | 0.92 | 1.71 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=1.8 \mathrm{~V}$ |  | 0.90 | 1.34 |  |
|  |  | 50 MHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $V_{\text {DDA }}=5 \mathrm{~V}$ |  | 7.44 | 9.96 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=3.3 \mathrm{~V}$ |  | 6.88 | 9.31 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=2.5 \mathrm{~V}$ |  | 6.64 | 9.03 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=1.8 \mathrm{~V}$ |  | 6.32 | 8.23 |  |
| Side B Supply Current | IDDB | 500kHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $V_{\text {DDB }}=5 \mathrm{~V}$ |  | 1.53 | 2.82 | mA |
|  |  |  | $\mathrm{V}_{\text {DDB }}=3.3 \mathrm{~V}$ |  | 1.50 | 2.79 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=2.5 \mathrm{~V}$ |  | 1.50 | 2.78 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=1.8 \mathrm{~V}$ |  | 1.45 | 2.59 |  |
|  |  | 50 MHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $V_{\text {DDB }}=5 \mathrm{~V}$ |  | 8.36 | 10.64 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=3.3 \mathrm{~V}$ |  | 6.16 | 8.19 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=2.5 \mathrm{~V}$ |  | 5.24 | 7.10 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=1.8 \mathrm{~V}$ |  | 4.45 | 6.01 |  |
| MAX22566 SUPPLY CURRENT (Note 2) |  |  |  |  |  |  |  |
| Side A Supply Current | IDDA | 500 kHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $V_{\text {DDA }}=5 \mathrm{~V}$ |  | 0.79 | 1.47 | mA |
|  |  |  | $\mathrm{V}_{\text {DDA }}=3.3 \mathrm{~V}$ |  | 0.78 | 1.45 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=2.5 \mathrm{~V}$ |  | 0.78 | 1.44 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=1.8 \mathrm{~V}$ |  | 0.75 | 1.02 |  |
|  |  | 50 MHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $V_{\text {DDA }}=5 \mathrm{~V}$ |  | 7.25 | 9.81 |  |
|  |  |  | $V_{\text {DDA }}=3.3 \mathrm{~V}$ |  | 7.08 | 9.61 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=2.5 \mathrm{~V}$ |  | 7.00 | 9.52 |  |
|  |  |  | $\mathrm{V}_{\text {DDA }}=1.8 \mathrm{~V}$ |  | 6.78 | 8.79 |  |
| Side B Supply Current | $I_{\text {DDB }}$ | 500kHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $V_{\text {DDB }}=5 \mathrm{~V}$ |  | 1.67 | 3.09 | mA |
|  |  |  | $\mathrm{V}_{\text {DDB }}=3.3 \mathrm{~V}$ |  | 1.65 | 3.06 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=2.5 \mathrm{~V}$ |  | 1.64 | 3.05 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=1.8 \mathrm{~V}$ |  | 1.59 | 2.89 |  |
|  |  | 50 MHz square wave, $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF}$ | $V_{\text {DDB }}=5 \mathrm{~V}$ |  | 8.57 | 10.81 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=3.3 \mathrm{~V}$ |  | 5.97 | 7.91 |  |
|  |  |  | $\mathrm{V}_{\text {DDB }}=2.5 \mathrm{~V}$ |  | 4.89 | 6.62 |  |
|  |  |  | $\mathrm{V}_{\mathrm{DDB}}=1.8 \mathrm{~V}$ |  | 3.97 | 5.44 |  |
| LOGIC INTERFACE (IN_, OUT_, EN_, DEF_) |  |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ | IN_, EN_, DEF | $\begin{aligned} & 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq} \\ & 5.5 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & \hline 0.7 x \\ & V_{D D} \end{aligned}$ |  |  | V |

$\left(\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=1.71 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=1.71 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{GNDA}}=\mathrm{V}_{\mathrm{GNDB}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Notes 1, 3)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}< \\ & 2.25 \mathrm{~V} \end{aligned}$ | $\begin{aligned} & 0.75 \mathrm{x} \\ & \mathrm{~V}_{\mathrm{DD}} \end{aligned}$ |  |  |  |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | IN_, EN_, DEF_ | $\begin{aligned} & 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq \\ & 5.5 \mathrm{~V} \end{aligned}$ |  |  | 0.8 | V |
|  |  |  | $\begin{aligned} & 1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}< \\ & 2.25 \mathrm{~V} \end{aligned}$ |  |  | 0.7 |  |
| Input Hysteresis | $\mathrm{V}_{\mathrm{HYS}}$ | IN_, EN_, DEF | MAX2256_B |  | 410 |  | mV |
|  |  |  | MAX2256_C |  | 80 |  |  |
| Input Pullup Current | IPU | DEFA $=$ DEFB $=$ high |  | -10 | -5 | -1.5 | $\mu \mathrm{A}$ |
| Input Pulldown Current | IPD | DEFA = DEFB = low |  | 1.5 | 5 | 10 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ | $\mathrm{f}_{\mathrm{SW}}=1 \mathrm{MHz}$ |  | 2 |  |  | pF |
| EN_Pullup Current | IPU_EN |  |  | -10 | -5 | -1.5 | $\mu \mathrm{A}$ |
| DEF_Pullup Current | IPU_DEF |  |  | -10 | -5 | -1.5 | $\mu \mathrm{A}$ |
| Output Voltage High | $\mathrm{V}_{\mathrm{OH}}$ | IOUT $=-4 \mathrm{~mA}$ sour |  | $\begin{array}{r} \hline \mathrm{V}_{\mathrm{DD}}- \\ 0 . \overline{4} \end{array}$ |  |  | V |
| Output Voltage Low | $\mathrm{V}_{\mathrm{OL}}$ | IOUT $=4 \mathrm{~mA}$ sink |  |  |  | 0.4 | V |

## Dynamic Characteristics - MAX2256_C

$\left(\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=1.71 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=1.71 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{GNDA}}=\mathrm{V}_{\mathrm{GNDB}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Notes 2, 4)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Common-Mode Transient Immunity | CMTI | $\mathrm{IN}_{-}=\mathrm{GND}_{-}$or $\mathrm{V}_{\text {DD_ }}$ (Note 5) |  |  | 50 |  | kV/ $/ \mathrm{s}$ |
| Maximum Data Rate | $\mathrm{DR}_{\text {MAX }}$ | $2.25 \mathrm{~V} \leq \mathrm{V}_{\text {DD }} \leq 5.5 \mathrm{~V}$ |  | 200 |  |  |  |
|  |  | $1.71 \mathrm{~V} \leq \mathrm{V}_{\text {DD_ }}<2.25 \mathrm{~V}$ |  | 150 |  |  | Mbps |
| Minimum Pulse Width | $\mathrm{PW}_{\text {MIN }}$ | $\mathrm{IN}_{-}$to OUT_ | $\begin{aligned} & 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq \\ & 5.5 \mathrm{~V} \end{aligned}$ |  |  | 5 | ns |
|  |  |  | $\begin{aligned} & 1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}<} \\ & 2.25 \mathrm{~V} \end{aligned}$ |  |  | 6.67 |  |
| Propagation Delay (Figure 1) | tPLH | IN_ to OUT_, $C_{L}=15 \mathrm{pF}$ | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq 5.5 \mathrm{~V}$ | 4.4 | 6.2 | 9.5 | ns |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq 3.6 \mathrm{~V}}$ | 4.8 | 7.0 | 11.2 |  |
|  |  |  | $\begin{aligned} & 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \\ & 2.75 \mathrm{~V} \end{aligned}$ | 5.3 | 8.3 | 14.7 |  |
|  |  |  | $\begin{aligned} & 1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \\ & 1.89 \mathrm{~V} \end{aligned}$ | 7.1 | 12.3 | 22.1 |  |
|  | tPHL | IN_ to OUT_,$C_{L}=15 \mathrm{pF}$ | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq 5.5 \mathrm{~V}$ | 4.6 | 6.5 | 9.9 |  |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ | 5.0 | 7.3 | 11.6 |  |
|  |  |  | $\begin{aligned} & 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq \\ & 2.75 \mathrm{~V} \end{aligned}$ | 5.4 | 8.5 | 14.9 |  |
|  |  |  | $\begin{aligned} & 1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq \\ & 1.89 \mathrm{~V} \end{aligned}$ | 7.2 | 12.1 | 21.8 |  |
| Pulse Width Distortion | PWD | \|tPLH - tphL | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  | 0.4 | 2.0 | ns |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\text {DD_ }} \leq 3.6 \mathrm{~V}$ |  | 0.4 | 2.0 |  |
|  |  |  | $\begin{aligned} & 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq \\ & 2.75 \mathrm{~V} \end{aligned}$ |  | 0.3 | 2.0 |  |

$\left(\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=1.71 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=1.71 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{GNDA}}=\mathrm{V}_{\mathrm{GNDB}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Notes 2, 4)

| PARAMETER |  | CONDITIONS |  | MIN | TYP MAX |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{aligned} & 1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \\ & 1.89 \mathrm{~V} \end{aligned}$ |  | 02.0 |  |
| Propagation Delay Skew Part-to-Part (Same Channel) | ${ }^{\text {tSPLH }}$ | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq 5.5 \mathrm{~V}$ |  |  | 3.7 | ns |
|  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\text {DD }} \leq 3.6 \mathrm{~V}$ |  |  | 4.7 |  |
|  |  | $2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq 2.75 \mathrm{~V}}$ |  |  | 6.9 |  |
|  |  | $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq 1.89 \mathrm{~V}$ |  |  | 12.1 |  |
|  | ${ }^{\text {t SPHL }}$ | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  |  | 4.0 |  |
|  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq 3.6 \mathrm{~V}}$ |  |  | 4.9 |  |
|  |  | $2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq 2.75 \mathrm{~V}}$ |  |  | 7.0 |  |
|  |  | $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq 1.89 \mathrm{~V}}$ |  |  | 11.8 |  |
| Propagation Delay Skew Channel-toChannel (Same Direction) (Figure 1) | tsCSLH | $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq} \leq 5.5 \mathrm{~V}$ |  |  | 2.0 | ns |
|  | tsCSHL | $1.71 \mathrm{~V} \leq \mathrm{V}_{\text {DD }} \leq 5.5 \mathrm{~V}$ |  |  | 2.0 |  |
| Propagation Delay Skew Channel-toChannel (Opposite Direction) | tscolh | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq 5.5 \mathrm{~V}$ |  |  | 3.7 | ns |
|  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\text {DD }} \leq 3.6 \mathrm{~V}$ |  |  | 4.7 |  |
|  |  | $2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq 2.75 \mathrm{~V}}$ |  |  | 6.9 |  |
|  |  | $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 1.89 \mathrm{~V}$ |  |  | 12.1 |  |
|  | tscohl | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq 5.5 \mathrm{~V}}$ |  |  | 4.0 |  |
|  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq 3.6 \mathrm{~V}}$ |  |  | 4.9 |  |
|  |  | $2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq 2.75 \mathrm{~V}}$ |  |  | 7.0 |  |
|  |  | $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq 1.89 \mathrm{~V}$ |  |  | 11.8 |  |
| Peak Eye Diagram Jitter | $\mathrm{t}_{\mathrm{JIT} \text { (PK) }}$ | 200Mbps |  |  | 100 | ps |
| Clock Jitter RMS | $\mathrm{t}_{\text {JCLK(RMS) }}$ | 500 kHz clock input, rising/falling edges |  |  | 11.1 | ps |
| Rise Time (Figure 1) | $t_{R}$ | $C_{L}=5 p F$ | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq 5.5 \mathrm{~V}}$ |  | 0.8 | ns |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ |  | 1.1 |  |
|  |  |  | $\begin{aligned} & 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \\ & 2.75 \mathrm{~V} \end{aligned}$ |  | 1.5 |  |
|  |  |  | $\begin{aligned} & 1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq \\ & 1.89 \mathrm{~V} \end{aligned}$ |  | 2.4 |  |
| Fall Time <br> (Figure 1) | ${ }^{\text {t }}$ F | $C_{L}=5 p F$ | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq 5.5 \mathrm{~V}$ |  | 1.0 | ns |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\text {DD }} \leq 3.6 \mathrm{~V}$ |  | 1.4 |  |
|  |  |  | $\begin{aligned} & 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \\ & 2.75 \mathrm{~V} \end{aligned}$ |  | 1.9 |  |
|  |  |  | $\begin{aligned} & 1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq \\ & 1.89 \mathrm{~V} \end{aligned}$ |  | 3.0 |  |
| Enable to Data Valid (Figure 2) | $t_{\text {EN }}$ | MAX2256_, <br> EN_ to OUT_, $C_{L}=15 \mathrm{pF}$ | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  | 3.9 | ns |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\text {DD }} \leq 3.6 \mathrm{~V}$ |  | 5.9 |  |
|  |  |  | $\begin{aligned} & 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq} \\ & 2.75 \mathrm{~V} \end{aligned}$ |  | 9.1 |  |
|  |  |  | $\begin{aligned} & 1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq \\ & 1.89 \mathrm{~V} \end{aligned}$ |  | 15.8 |  |
| Enable to Tri-state (Figure 2) | ${ }^{\text {t }}$ RII | MAX2256_, <br> EN_ to OUT_, | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  | 6.2 | ns |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq 3.6 \mathrm{~V}$ |  | 8.7 |  |

$\left(\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=1.71 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=1.71 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{GNDA}}=\mathrm{V}_{\mathrm{GNDB}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Notes 2, 4)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $C_{L}=15 \mathrm{pF}$ | $\begin{aligned} & 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \\ & 2.75 \mathrm{~V} \end{aligned}$ |  |  | 11.9 |  |
|  |  |  | $\begin{aligned} & 1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq \\ & 1.89 \mathrm{~V} \end{aligned}$ |  |  | 17.8 |  |

## Dynamic Characteristics - MAX2256_B

$\left(\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=1.71 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=1.71 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\text {DDA }}-\mathrm{V}_{\mathrm{GNDA}}=3.3 \mathrm{~V}, \mathrm{~V}_{\text {DDB }}-\mathrm{V}_{\mathrm{GNDB}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{GNDA}}=\mathrm{V}_{\mathrm{GNDB}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Notes 2, 4)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Common-Mode Transient Immunity | CMTI | IN_= GND_ or $\mathrm{V}_{\mathrm{DD}}$ _ $($ Note 5) |  | 50 |  |  | kV/ $/ \mathrm{s}$ |
| Maximum Data Rate | $\mathrm{DR}_{\text {MAX }}$ |  |  | 25 |  |  | Mbps |
| Minimum Pulse Width | PW ${ }_{\text {MIN }}$ | IN_ to OUT_ |  |  |  | 40 | ns |
| Glitch Rejection |  | IN_ to OUT_ |  | 10 | 17 | 29 | ns |
| Propagation Delay (Figure 1) | tPLH | IN_ to OUT_, $C_{L}=15 \mathrm{pF}$ | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq 5.5 \mathrm{~V}}$ | 16.7 | 22.6 | 30.7 | ns |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\text {DD }} \leq 3.6 \mathrm{~V}$ | 17.0 | 23.4 | 32.2 |  |
|  |  |  | $\begin{aligned} & 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \\ & 2.75 \mathrm{~V} \end{aligned}$ | 17.7 | 24.8 | 35.3 |  |
|  |  |  | $\begin{aligned} & 1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq} \\ & 1.89 \mathrm{~V} \end{aligned}$ | 19.6 | 28.8 | 42.8 |  |
|  | tPHL | IN_ to OUT_, $C_{L}=15 \mathrm{pF}$ | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq 5.5 \mathrm{~V}$ | 16.4 | 22.7 | 32.1 |  |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq 3.6 \mathrm{~V}}$ | 16.8 | 23.5 | 33.8 |  |
|  |  |  | $\begin{aligned} & 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \\ & 2.75 \mathrm{~V} \end{aligned}$ | 17.3 | 24.8 | 36.7 |  |
|  |  |  | $\begin{aligned} & 1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq \\ & 1.89 \mathrm{~V} \end{aligned}$ | 19.0 | 28.4 | 43.7 |  |
| Pulse Width Distortion | PWD | \|tPLH - tphl | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq 5.5 \mathrm{~V}$ |  | 0.2 | 4.0 | ns |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq 3.6 \mathrm{~V}}$ |  | 0.2 | 4.0 |  |
|  |  |  | $\begin{aligned} & 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \\ & 2.75 \mathrm{~V} \end{aligned}$ |  | 0.3 | 4.0 |  |
|  |  |  | $\begin{aligned} & 1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq \\ & 1.89 \mathrm{l} \end{aligned}$ |  | 0.6 | 4.0 |  |
| Propagation Delay Skew Part-to-Part (Same Channel) | ${ }^{\text {tsPLH }}$ | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  |  |  | 14.0 | ns |
|  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq} \leq$ |  |  |  | 13.8 |  |
|  |  | $2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}$ |  |  |  | 15.2 |  |
|  |  | $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}$ |  |  |  | 21.9 |  |
|  | ${ }^{\text {tsPHL}}$ | $4.5 \mathrm{~V} \leq \mathrm{V}_{\text {DD }} \leq 5.5 \mathrm{~V}$ |  |  |  | 13.0 |  |
|  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 3.6 \mathrm{~V}$ |  |  |  | 13.5 |  |
|  |  | $2.25 \mathrm{~V} \leq \mathrm{V}_{\text {DD_ }} \leq 2.75 \mathrm{~V}$ |  |  |  | 15.4 |  |
|  |  | $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq 1.89 \mathrm{~V}$ |  |  |  | 21.4 |  |
| Propagation Delay <br> Skew Channel-to- <br> Channel (Same <br> Direction) (Figure 1) | tSCSLH | $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq 5.5 \mathrm{~V}$ |  |  |  | 4.0 | ns |
|  | tsCSHL | $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq 5.5 \mathrm{~V}}$ |  |  |  | 4.0 |  |
|  | tscolh | $4.5 \mathrm{~V} \leq \mathrm{V}_{\text {DD }} \leq 5.5 \mathrm{~V}$ |  |  |  | 14.0 | ns |

$\left(\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=1.71 \mathrm{~V}\right.$ to $5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=1.71 \mathrm{~V}$ to $5.5 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{GNDA}}=\mathrm{V}_{\mathrm{GNDB}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Notes 2, 4)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Propagation Delay Skew Channel-toChannel (Opposite Direction) |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\text {DD }} \leq$ |  |  | 13.8 |  |
|  |  | $2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}$ |  |  | 15.2 |  |
|  |  | $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}$ |  |  | 21.9 |  |
|  | tsCOHL | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ |  |  | 13.0 |  |
|  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq 3.6 \mathrm{~V}}$ |  |  | 13.5 |  |
|  |  | $2.25 \mathrm{~V} \leq \mathrm{V}_{\text {DD }} \leq 2.75 \mathrm{~V}$ |  |  | 15.4 |  |
|  |  | $1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq 1.89 \mathrm{~V}}$ |  |  | 21.4 |  |
| Peak Eye Diagram Jitter | $\mathrm{t}_{\mathrm{JIT}}$ (PK) | 25Mbps |  |  | 250 | ps |
| Rise Time (Figure 1) | $t_{R}$ | $C_{L}=5 p F$ | $4.5 \mathrm{~V} \leq \mathrm{V}_{\text {DD }} \leq 5.5 \mathrm{~V}$ |  | 0.8 | ns |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\text {DD_ }} \leq 3.6 \mathrm{~V}$ |  | 1.1 |  |
|  |  |  | $\begin{aligned} & 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \\ & 2.75 \mathrm{~V} \end{aligned}$ |  | 1.5 |  |
|  |  |  | $\begin{aligned} & 1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq \\ & 1.89 \mathrm{~V} \end{aligned}$ |  | 2.4 |  |
| Fall Time (Figure 1) | ${ }^{\text {t }}$ | $C_{L}=5 p F$ | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq 5.5 \mathrm{~V}$ |  | 1.0 | ns |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq 3.6 \mathrm{~V}}$ |  | 1.4 |  |
|  |  |  | $\begin{aligned} & 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \\ & 2.75 \mathrm{~V} \end{aligned}$ |  | 1.9 |  |
|  |  |  | $\begin{aligned} & 1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq \\ & 1.89 \mathrm{~V} \end{aligned}$ |  | 3.0 |  |
| Enable to Data Valid (Figure 2) | ten | MAX2256 , <br> EN_ to OUT_, <br> $C_{L}=15 \mathrm{pF}$ | $4.5 \mathrm{~V} \leq \mathrm{V}_{\text {DD }} \leq 5.5 \mathrm{~V}$ |  | 3.9 | ns |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\text {DD_ }} \leq 3.6 \mathrm{~V}$ |  | 5.9 |  |
|  |  |  | $\begin{aligned} & 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \\ & 2.75 \mathrm{~V} \end{aligned}$ |  | 9.1 |  |
|  |  |  | $\begin{aligned} & \hline 1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq \\ & 1.89 \mathrm{~V} \end{aligned}$ |  | 15.8 |  |
| Enable to Tri-state (Figure 2) | ${ }^{\text {t }}$ RI | MAX2256 <br> EN_ to OUT_, $C_{L}=15 p F$ | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-}} \leq 5.5 \mathrm{~V}$ |  | 6.2 | ns |
|  |  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}_{-} \leq 3.6 \mathrm{~V}}$ |  | 8.7 |  |
|  |  |  | $\begin{aligned} & 2.25 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \\ & 2.75 \mathrm{~V} \end{aligned}$ |  | 11.9 |  |
|  |  |  | $\begin{aligned} & 1.71 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq \\ & 1.89 \mathrm{~V} \end{aligned}$ |  | 17.8 |  |

Note 1: General purpose devices are $100 \%$ production tested at $T_{A}=+25^{\circ} \mathrm{C}$. Specifications over temperature are guaranteed by design and characterization. Automotive devices are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$.

Note 2: Not production tested. Guaranteed by design and characterization.
Note 3: All currents into the device are positive. All currents out of the device are negative. All voltages are referenced to their respective grounds (GNDA or GNDB), unless otherwise noted.
Note 4: All measurements are taken with $\mathrm{V}_{\mathrm{DDA}}=\mathrm{V}_{\mathrm{DDB}}$, unless otherwise noted.
Note 5: CMTI is the maximum sustainable common-mode voltage slew rate while maintaining the correct output. CMTI applies to both rising and falling common-mode voltage edges. Tested with the transient generator connected between GNDA and GNDB ( $\mathrm{V}_{\mathrm{CM}}=1000 \mathrm{~V}$ ).

ESD Protection

| PARAMETER | SYMBOL | CONDITIONS | VALUE | UNITS |
| :--- | :---: | :--- | :---: | :---: |
| ESD |  | Human Body Model, All Pins | $\pm 4$ | kV |
| ESD |  | IEC $61000-4-2$ Contact, GNDB to GNDA | $\pm 8$ | kV |

## Test Circuit and Timing Diagrams



Figure 1. Test Circuit (A) and Timing Diagram (B)


Figure 2. Enable to Output Timing (tEN, $\left.t_{T R I}\right)$

## Table 1. Insulation Characteristics

| PARAMETER | SYMBOL | CONDITIONS | VALUE | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| Partial Discharge Test Voltage | $V_{\text {PR }}$ | Method $\mathrm{B} 1=\mathrm{V}_{\text {IORM }} \times 1.875(\mathrm{t}=1 \mathrm{~s}$, partial discharge $<5 \mathrm{PC})$ | 2,078 | $V_{P}$ |
| Maximum Repetitive Peak Isolation Voltage | VIORM | (Note 6) | 1,108 | $V_{P}$ |
| Maximum Working Isolation Voltage | VIOWM | Continuous RMS voltage (Note 6) | 784 | $\mathrm{V}_{\text {RMS }}$ |
| Maximum Transient Isolation Voltage | $\mathrm{V}_{\text {IOTM }}$ | $\mathrm{t}=1 \mathrm{~s}$ (Note 6) | 5,300 | $V_{P}$ |
| Maximum Withstanding Isolation Voltage | VISO | $\mathrm{f}_{\text {SW }}=60 \mathrm{~Hz}$, duration $=60 \mathrm{~s}($ Notes 6, 7) | 3,750 | $\mathrm{V}_{\text {RMS }}$ |
| Maximum Surge Isolation Voltage | VIOSM | Reinforced Insulation, test method per IEC 60065, $\mathrm{V}_{\text {TEST }}=$ $1.6 \times \mathrm{V}_{\text {IOSM }}=12,800 \mathrm{~V}_{\text {PEAK }}$ (Notes 6, 9) | 8,000 | $\mathrm{V}_{P}$ |
| Isolation Resistance | $\mathrm{RIO}_{1}$ | $\mathrm{V}_{1 \mathrm{O}}=500 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | $>10^{12}$ | $\Omega$ |
|  |  | $\mathrm{V}_{1 \mathrm{O}}=500 \mathrm{~V}, 100^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 125^{\circ} \mathrm{C}$ | $>10^{11}$ |  |
|  |  | $\mathrm{V}_{\mathrm{IO}}=500 \mathrm{~V}, \mathrm{~T}_{\mathrm{S}}=150^{\circ} \mathrm{C}$ | $>109$ |  |
| Barrier Capacitance Side A to Side B | $\mathrm{ClO}_{10}$ | ${ }^{\text {f }}$ SW $=1 \mathrm{MHz}($ Note 8$)$ | 1.5 | pF |
| Minimum Creepage Distance | CPG |  | 5.5 | mm |
| Minimum Clearance Distance | CLR |  | 5.5 | mm |
| Internal Clearance |  | Distance through insulation | 0.021 | mm |
| Comparative Tracking Index | CTI | Material Group II (IEC 60112) | >400 |  |
| Climate Category |  |  | 40/125/21 |  |
| Pollution Degree (DIN VDE 0110, Table 1) |  |  | 2 |  |

Note 6: $\mathrm{V}_{\text {ISO }}$, $\mathrm{V}_{\text {IOWM }}$, $\mathrm{V}_{\text {IOTM }}, \mathrm{V}_{\text {IORM }}$, and $\mathrm{V}_{\text {IOSM }}$ are defined by the IEC 60747-5-5 standard.
Note 7: Product is qualified at $\mathrm{V}_{\text {ISO }}$ for 60 s and $100 \%$ production tested at $120 \%$ of $\mathrm{V}_{\text {ISO }}$ for 1 s .
Note 8: Capacitance is measured with all pins on the $A$ side and $B$ side tied together.
Note 9: Devices are immersed in oil during surge characterization.

## Safety Regulatory Approvals (Pending)

## UL

The MAX22563-MAX22566 are certified under UL1577. For more details, refer to File E351759.
Rated up to $3750 V_{\text {RMS }}$ isolation voltage for single protection.
cUL (Equivalent to CSA notice 5A)
The MAX22563-MAX22566 are certified up to 3750 V $_{\text {RMS }}$ for single protection. For more details, refer to File E351759.
VDE
The MAX22563-MAX22566 are certified to DIN VDE V 0884-11: 2017-1. Reinforced Insulation, Maximum Transient Isolation Voltage $5300 V_{P K}$, Maximum Repetitive Peak Isolation Voltage $1108 V_{\text {PK }}$.
These couplers are suitable for "safe electrical insulation" only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

## Typical Operating Characteristics

$\left(\mathrm{V}_{\mathrm{DDA}}-\mathrm{V}_{\mathrm{GNDA}}=+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}-\mathrm{V}_{\mathrm{GNDB}}=+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{GNDA}}=\mathrm{V}_{\mathrm{GNDB}}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$



















PROPAGATION DELAY











CLOCK JITTER RMS ON FALLING EDGE


125ps/div


## Pin Configurations



Reinforced, Fast, Low-Power, Six-Channel

## Pin Descriptions

| PIN |  |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MAX22563 | MAX22564 | MAX22565 | MAX22566 |  |  |
| 1 | 1 | 1 | 1 | V ${ }_{\text {DDA }}$ | Power Supply Input for Side A. Bypass VDDA to GNDA with a $0.1 \mu \mathrm{~F}$ ceramic capacitor as close as possible to the pin. |
| - | - | - | 2 | N.C. | Not Connected. Not internally connected. |
| 2 | 2 | 2 | - | ENA | Active-High Enable for Side A. ENA has an internal $5 \mu$ A pullup to $\mathrm{V}_{\mathrm{DDA}}$. |
| 3 | 3 | 3 | 3 | IN1 | Logic Input 1 on Side A. Corresponds to Logic Output 1 on Side B. |
| 4 | 4 | 4 | 4 | IN2 | Logic Input 2 on Side A. Corresponds to Logic Output 2 on Side B. |
| 5 | 5 | 5 | 5 | IN3 | Logic Input 3 on Side A. Corresponds to Logic Output 3 on Side B. |
| 15 | 6 | 6 | 6 | IN4 | Logic Input 4 on Side A/B. Corresponds to Logic Output 4 on Side B/A. |
| 14 | 14 | 7 | 7 | IN5 | Logic Input 5 on Side A/B. Corresponds to Logic Output 5 on Side B/A. |
| 13 | 13 | 13 | 8 | IN6 | Logic Input 6 on Side A/B. Corresponds to Logic Output 6 on Side B/A. |
| 9 | 9 | 9 | 9 | DEFA | Default Control Input for Side A. Connect DEFA to $V_{\text {DDA }}$ to set side A outputs to default-high state and to enable the pullup current on side A inputs. Connect DEFA to GNDA to set side A outputs to a default-low state and enable the pulldown current on side A inputs. DEFA must be tied to the same state (high or low) as DEFB. |
| 10 | 10 | 10 | 10 | GNDA | Ground Reference for Side A. |
| 11 | 11 | 11 | 11 | GNDB | Ground Reference for Side B. |
| 12 | 12 | 12 | 12 | DEFB | Default Control Input for Side B. Connect DEFB to $V_{\text {DDB }}$ to set side $B$ outputs to a default-high state and to enable the pullup current on side B inputs. Connect DEFB to GNDB to set side B outputs to default-low state and enable the pulldown current on side B inputs. DEFB must be tied to the same state (high or low) as DEFA. |
| 8 | 8 | 8 | 13 | OUT6 | Logic Output 6 on Side B/A. OUT6 is the logic output for the IN6 input on Side A/B. |
| 7 | 7 | 14 | 14 | OUT5 | Logic Output 5 on Side B/A. OUT5 is the logic output for the IN5 input on Side A/B. |
| 6 | 15 | 15 | 15 | OUT4 | Logic Output 4 on Side B/A. OUT4 is the logic output for the IN4 input on Side A/B. |
| 16 | 16 | 16 | 16 | OUT3 | Logic Output 3 on Side B. OUT3 is the logic output for the IN3 input on Side A. |
| 17 | 17 | 17 | 17 | OUT2 | Logic Output 2 on Side B. OUT2 is the logic output for the IN2 input on Side A. |
| 18 | 18 | 18 | 18 | OUT1 | Logic Output 1 on Side B. OUT1 is the logic output for the IN1 input on Side A. |
| 19 | 19 | 19 | 19 | ENB | Active-High Enable for Side B. ENB has an internal $5 \mu$ A pullup to $\mathrm{V}_{\mathrm{DDB}}$. |
| 20 | 20 | 20 | 20 | $V_{\text {DDB }}$ | Power Supply Input for Side B. Bypass $\mathrm{V}_{\text {DDB }}$ to GNDB with a $0.1 \mu \mathrm{~F}$ ceramic capacitor as close as possible to the pin. |

## Functional Diagrams




# Reinforced, Fast, Low-Power, Six-Channel <br> Digital Isolators 

## Detailed Description

The MAX22563-MAX22566 are a family of 6 -channel reinforced digital isolators in a compact 20-SSOP package, with an isolation rating of $3.75 \mathrm{k} \mathrm{V}_{\mathrm{RMS}}$. This family of devices offers all possible unidirectional channel configurations to accommodate any 6-channel design.

The MAX22563 features three channels transmitting digital signals in one direction and three channels transmitting in the opposite direction for applications such as an isolated micro-controller interface. The MAX22564 offers four channels transmitting digital signals in one direction and two channels transmitting in the opposite direction, making it an ideal candidate for applications such as isolated SPI. The MAX22565 provides five channels transmitting digital signals in one direction and one channel transmitting in the opposite direction. The MAX22566 features all six channels transmitting digital signals in one direction, which is suitable in applications such as isolated digital I/O.
The MAX22563-MAX22566 are available in a 20 -pin SSOP package with 5.5 mm creepage and clearance, with an isolation rating of $3.75 \mathrm{k} \mathrm{V}_{\mathrm{RMS}}$. This family of digital isolators offers low-power operation, high electromagnetic interference (EMI) immunity, and stable temperature performance through Maxim Integrated's proprietary process technology. The devices isolate different ground domains and block high-voltage/high-current transients from sensitive or human interface circuitry.
The devices are available with a maximum data rate of either 25 Mbps (B version) or 200Mbps (C version). All devices feature user-selectable default-high or default-low outputs. The default is the state the output assumes when the input is not powered or if the input is open-circuit. The MAX22563-MAX22566 have two supply inputs (VDDA and $V_{\text {DDB }}$ ) that independently set the logic levels on either side of the device. $V_{\text {DDA }}$ and $V_{\text {DDB }}$ are referenced to GNDA and GNDB, respectively. The MAX22563-MAX22566 also feature a refresh circuit to ensure output accuracy when an input remains in the same state indefinitely.

## Digital Isolation

The family of devices provides reinforced galvanic isolation for digital signals that are transmitted between two ground domains. The MAX22563-MAX22566 can withstand differences of up to $3.75 \mathrm{k} \mathrm{V}_{\mathrm{RMS}}$ for up to 60 seconds, and up to 1108 V PEAK of continuous isolation.

## AEC-Q100 Qualification

Devices with /V suffix are AEC-Q100 qualified. See the Ordering Information for all automotive grade part numbers.

## Level Shifting

The wide supply voltage range of both $V_{\text {DDA }}$ and $V_{\text {DDB }}$ allows the MAX22563-MAX22566 to be used for level translation in addition to isolation. $\mathrm{V}_{\text {DDA }}$ and $\mathrm{V}_{\text {DDB }}$ can be independently set to any voltage from 1.71 V to 5.5 V . The supply voltage sets the logic level on the corresponding side of the isolator.

## Unidirectional Channels

Each channel of the device is unidirectional; it only passes data in one direction, as indicated in the Functional Diagram. All devices feature six unidirectional channels that operate independently with guaranteed data rates from DC to 25 Mbps (B version), or from DC to 200Mbps (C version). The output driver of each channel is push-pull, eliminating the need for pullup resistors. The outputs are able to drive both TTL and CMOS logic inputs.

## Startup and Undervoltage-Lockout

The $\mathrm{V}_{\text {DDA }}$ and $\mathrm{V}_{\text {DDB }}$ supplies are both internally monitored for undervoltage conditions. Undervoltage events can occur during power-up, power-down, or during normal operation due to a sagging supply voltage. When an undervoltage condition is detected on either supply, all outputs go to their default states regardless of the state of the inputs as seen in Table 2. Figure 3 through Figure 6 show the behavior of the outputs during power-up and power-down.

Table 2. Output Behavior During Undervoltage Conditions

| $\mathrm{V}_{\text {IN }}$ | $\mathrm{V}_{\text {DDA }}$ | $\mathrm{V}_{\text {DDB }}$ | ENA, ENB | V OUTA | $V_{\text {OUTB }}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Powered | Powered | 1 | High | High |
|  |  |  | 0 | Hi-Z | Hi-Z |
| 0 | Powered | Powered | 1 | Low | Low |
|  |  |  | 0 | Hi-Z | Hi-Z |
| X | Undervoltage | Powered | 1 | Default | Default |
|  |  |  | 0 | Hi-Z | Hi-Z |
| X | Powered | Undervoltage | 1 | Default | Default |
|  |  |  | 0 | Hi-Z | Hi-Z |

Note: " $X$ " is don't care.


Figure 3. Undervoltage Lockout Behavior, Default sets to High, Inputs set to High


Figure 5. Undervoltage Lockout Behavior, Default sets to High, Inputs set to Low


Figure 4. Undervoltage Lockout Behavior, Default sets to Low, Inputs set to High


Figure 6. Undervoltage Lockout Behavior, Default sets to Low, Inputs set to Low

## Selectable Output Default (DEFA, DEFB)

The default is the state the output assumes when the input is not powered or if the input is open-circuit. The MAX22563MAX22566 feature user-selectable default-high or default-low outputs. Tie both DEFA and DEFB high to set all channels to default-high, or tie both DEFA and DEFB low to set all channels to default-low.
Ensure the logic state (high or low) of DEFA is the same as that of DEFB. Do not toggle DEFA or DEFB during normal operation.

## Safety Limit

Damage to the IC can result in a low-resistance path to ground or to the supply and, without current limiting, the MAX22563-MAX22566 can dissipate excessive amounts of power. Excessive power dissipation can damage the die and result in damage to the isolation barrier, potentially causing downstream issues. Table 3 shows the safety limits for the MAX22563-MAX22566.

The maximum safety temperature (Ts) for the device is the $150^{\circ} \mathrm{C}$ maximum junction temperature specified in the Absolute Maximum Ratings. The power dissipation ( $\mathrm{PD}_{\mathrm{D}}$ ) and junction-to-ambient thermal impedance ( $\theta_{\mathrm{JA}}$ ) determine the junction temperature. Thermal impedance values ( $\theta_{\mathrm{JA}}$ and $\theta_{\mathrm{JC}}$ ) are available in the Package Information section and power dissipation calculations are discussed in the Calculating Power Dissipation section. Calculate the junction temperature ( $\mathrm{T}_{\mathrm{J}}$ ) as:

$$
\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\left(\mathrm{P}_{\mathrm{D}} \times \theta_{\mathrm{JA}}\right)
$$

Figure 7 shows the thermal derating curve for safety limiting the power of the devices, and Figure 8 shows the thermal derating curve for safety limiting the current of the devices. Ensure that the junction temperature does not exceed $150^{\circ} \mathrm{C}$.


Figure 7. Thermal Derating Curve for Safety Power Limiting


Figure 8. Thermal Derating Curve for Safety Current Limiting

## Table 3. Safety Limiting Values

| PARAMETER | SYMBOL | TEST CONDITIONS | MAX | UNIT |
| :--- | :---: | :--- | :---: | :---: |
| Safety Current on Any Pin <br> (No Damage to Isolation Barrier) | $\mathrm{I}_{\mathrm{S}}$ | $\mathrm{T}_{J}=150^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 300 | mA |
| Total Safety Power Dissipation | $\mathrm{P}_{\mathrm{S}}$ | $\mathrm{T}_{J}=150^{\circ} \mathrm{C}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 1326 | mW |
| Maximum Safety Temperature | $\mathrm{T}_{\mathrm{S}}$ |  | 150 | ${ }^{\circ} \mathrm{C}$ |

## Applications Information

## Power-Supply Sequencing

The MAX22563-MAX22566 do not require any special power supply sequencing. The logic levels are set independently on either side by $\mathrm{V}_{\text {DDA }}$ and $\mathrm{V}_{\text {DDB }}$. Each supply can be present over the entire specified range regardless of the level or presence of the other supply.

## Power-Supply Decoupling

To reduce ripple and the chance of introducing data errors, bypass $V_{\text {DDA }}$ and $V_{\text {DDB }}$ with $0.1 \mu \mathrm{~F}$ low-ESR ceramic capacitors to GNDA and GNDB, respectively. Place the bypass capacitors as close to the power supply input pins as possible.

## Layout Considerations

The PCB designer should follow some critical recommendations in order to get the best performance from the design.

- Keep the input/output traces as short as possible. To keep signal paths low-inductance, avoid using vias.
- Have a solid ground plane underneath the high-speed signal layer.
- Keep the area underneath the devices free from ground and signal planes. Any galvanic or metallic connection between Side A and Side B defeats the isolation.


## Calculating Power Dissipation

The required current for a given supply ( $\mathrm{V}_{\mathrm{DDA}}$ or $\mathrm{V}_{\mathrm{DDB}}$ ) can be estimated by summing the current required for each channel. The supply current for a channel depends on whether the channel is an input or an output, the channel's data rate, and the capacitive or resistive load if it is an output. The typical current for an input or output at any data rate can be estimated from the graphs in Figure 9 and Figure 10. Note that the data in Figure 9 and Figure 10 are extrapolated from the supply current measurements in a typical operating condition.
The total current for a single channel is the sum of the no load current (shown in Figure 9 and Figure 10) which is a function of voltage and data rate, and the load current, which depends on the type of load. Current into a capacitive load is a function of the load capacitance, the switching frequency, and the supply voltage.

$$
I_{C L}=C_{L} \times f_{S W} \times V_{D D}
$$

where:
${ }^{\mathrm{I} C L}$ is the current required to drive the capacitive load.
$C_{L}$ is the load capacitance on the isolator's output pin.
fsw is the switching frequency (bits per second/2).
$V_{D D}$ is the supply voltage on the output side of the isolator.
Current into a resistive load depends on the load resistance, the supply voltage and the average duty cycle of the data waveform. The DC load current can be conservatively estimated by assuming the output is always high.

$$
I_{R L}=V_{D D} / R_{L}
$$

where:
$\mathrm{I}_{\mathrm{RL}}$ is the current required to drive the resistive load.
$V_{D D}$ is the supply voltage on the output side of the isolator.
$R_{L}$ is the load resistance on the isolator's output pin.
Example (shown in Figure 11): A MAX22564C is operating with $\mathrm{V}_{\mathrm{DDA}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DDB}}=3.3 \mathrm{~V}$, channel 1 operating at 20 Mbps with a $15 \mathrm{k} \Omega$ resistive load; channel 2 operating at 100 Mbps with a 10 pF capacitive load; channel 3 is not in use and the resistive load is negligible since the isolator is driving a CMOS input; channel 4 held high with a $10 \mathrm{k} \Omega$ resistive load; channel 5 operating at 50 Mbps with a $20 \mathrm{k} \Omega$ resistive load; and channel 6 operating at 200 Mbps with a 15 pF capacitive load. See Table 4 and Table 5 for $\mathrm{V}_{\text {DDA }}$ and $\mathrm{V}_{\text {DDB }}$ supply current calculation worksheets.

## $\mathrm{V}_{\text {DDA }}$ must supply (with $\mathrm{V}_{\text {DDA }}=2.5 \mathrm{~V}$ ):

- Channel 1 is an input channel operating at 2.5 V and 20 Mbps , consuming 0.35 mA , estimated from Figure 9 .
- Channel 2 is an input channel operating at 2.5 V and 100 Mbps , consuming 1.19 mA , estimated from Figure 9 .
- Channels 3 and 4 are input channels operating at 2.5 V with DC signal, consuming 0.14 mA , estimated from Figure 9 .
- Channel 5 is an output channel operating at 2.5 V and 50 Mbps , consuming 0.52 mA , estimated from Figure 10 .
- $I_{R L}$ on channel 5 for $20 \mathrm{k} \Omega$ resistive load at 2.5 V and switching at 50 Mbps with $50 \%$ duty cycle is 0.0625 mA .
- Channel 6 is an output channel operating at 2.5 V and 200 Mbps , consuming 1.31 mA , estimated from Figure 10.
- $\mathrm{I}_{\mathrm{CL}}$ on channel 6 for 15 pF capacitive load at 2.5 V and 200 Mbps is 3.75 mA .

Total current for Side A $=7.46 \mathrm{~mA}$ (typ).
$\mathrm{V}_{\mathrm{DDB}}$ must supply (with $\mathrm{V}_{\mathrm{DDB}}=3.3 \mathrm{~V}$ ):

- Channel 1 is an output channel operating at 3.3 V and 20 Mbps , consuming 0.40 mA , estimated from Figure 10 .
- $I_{R L}$ on channel 1 for $15 \mathrm{k} \Omega$ resistive load at 3.3 V and switching at 20 Mbps with $50 \%$ duty cycle is 0.11 mA .
- Channel 2 is an output channel operating at 3.3 V and 100 Mbps , consuming 0.96 mA , estimated from Figure 10 .
- $\mathrm{I}_{\mathrm{CL}}$ on channel 2 for 10 pF capacitive load at 3.3 V and 100 Mbps is 1.65 mA .
- Channels 3 and 4 are output channels operating at 3.3 V with DC signal, consuming 0.26 mA , estimated from Figure 10.
- $\mathrm{I}_{\mathrm{RL}}$ on channel 4 for $10 \mathrm{k} \Omega$ resistive load held at 3.3 V is 0.33 mA .
- Channel 5 is an input channel operating at 3.3 V and 50 Mbps , consuming 0.68 mA , estimated from Figure 9 .
- Channel 6 is an input channel operating at 3.3 V and 200 Mbps , consuming 2.29 mA , estimated from Figure 9 .

Total current for Side B $=6.94 \mathrm{~mA}$ (typ).


Figure 9. Supply Current Per Input Channel (Calculated)


Figure 10. Supply Current Per Output Channel (Calculated)


Figure 11. Example Circuit for Supply Current Calculation

Reinforced, Fast, Low-Power, Six-Channel

Table 4. Side A Supply Current Calculation Worksheet

| SIDE A | V $_{\text {DDA }}=\mathbf{2 . 5 V}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CHANNEL | IN/OUT | DATA RATE <br> (Mbps) | LOAD TYPE | LOAD | "NO LOAD" <br> CURRENT (mA) | LOAD CURRENT (mA) |
| 1 | IN | 20 |  |  | 0.35 |  |
| 2 | IN | 100 |  |  | 1.19 |  |
| 3 | IN | 0 |  |  | 0.14 |  |
| 4 | IN | 0 |  |  | 0.14 |  |
| 5 | OUT | 50 | Resistive | $20 \mathrm{k} \Omega$ | 0.52 | $2.5 \mathrm{~V} / 20 \mathrm{k} \Omega \times 0.5=0.0625 \mathrm{~mA}$ |
| 6 | OUT | 200 | Capacitive | 15 pF | 1.31 | $2.5 \mathrm{~V} \times 100 \mathrm{MHz} \times 15 \mathrm{pF}=3.75 \mathrm{~mA}$ |
| Total: 7.46 mA |  |  |  |  |  |  |

Table 5. Side B Supply Current Calculation Worksheet

| SIDE B | V $_{\text {DDB }}=3.3 \mathrm{~V}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CHANNEL | IN/OUT | DATA RATE <br> (Mbps) | LOAD TYPE | LOAD | "NO LOAD" <br> CURRENT (mA) | LOAD CURRENT (mA) |  |
| 1 | OUT | 20 | Resistive | $15 \mathrm{k} \Omega$ | 0.40 | $3.3 \mathrm{~V} / 15 \mathrm{k} \Omega \times 0.5=0.11 \mathrm{~mA}$ |  |
| 2 | OUT | 100 | Capacitive | 10 pF | 0.96 | $3.3 \mathrm{~V} \times 50 \mathrm{MHz} \times 10 \mathrm{pF}=1.65 \mathrm{~mA}$ |  |
| 3 | OUT | 0 |  |  | 0.26 |  |  |
| 4 | OUT | 0 | Resistive | $10 \mathrm{k} \Omega$ | 0.26 | $3.3 \mathrm{~V} / 10 \mathrm{k} \Omega=0.33 \mathrm{~mA}$ |  |
| 5 | IN | 50 |  |  | 0.68 |  |  |
| 6 | IN | 200 | Total: 6.94 mA |  |  |  |  |

## Digital Isolators

## Typical Application Circuit



## Product Selector Guide



## Ordering Information

| PART NUMBER | CHANNEL CONFIGURATION | DATA RATE (Mbps) | DEFAULT OUTPUT | ISOLATION VOLTAGE (kV $\mathrm{RMS}^{\text {) }}$ | TEMPERATURE RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PINPACKAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GENERAL PURPOSE DEVICES |  |  |  |  |  |  |
| MAX22563BAAP+* | 3/3 | 25 | Selectable | 3.75 | -40 to +125 | 20-SSOP |
| MAX22563CAAP+* | 3/3 | 200 | Selectable | 3.75 | -40 to +125 | 20-SSOP |
| MAX22564BAAP+* | 4/2 | 25 | Selectable | 3.75 | -40 to +125 | 20-SSOP |
| MAX22564CAAP+* | 4/2 | 200 | Selectable | 3.75 | -40 to +125 | 20-SSOP |
| MAX22565BAAP+* | 5/1 | 25 | Selectable | 3.75 | -40 to +125 | 20-SSOP |
| MAX22565CAAP+ | 5/1 | 200 | Selectable | 3.75 | -40 to +125 | 20-SSOP |
| MAX22566BAAP+* | 6/0 | 25 | Selectable | 3.75 | -40 to +125 | 20-SSOP |
| MAX22566CAAP+* | 6/0 | 200 | Selectable | 3.75 | -40 to +125 | 20-SSOP |
| AUTOMOTIVE DEVICES |  |  |  |  |  |  |
| MAX22563BAAP/V+* | 3/3 | 25 | Selectable | 3.75 | -40 to +125 | 20-SSOP |
| MAX22563CAAP/V+* | 3/3 | 200 | Selectable | 3.75 | -40 to +125 | 20-SSOP |
| MAX22564BAAP/V+* | 4/2 | 25 | Selectable | 3.75 | -40 to +125 | 20-SSOP |
| MAX22564CAAP/V+* | 4/2 | 200 | Selectable | 3.75 | -40 to +125 | 20-SSOP |
| MAX22565BAAP/V+* | 5/1 | 25 | Selectable | 3.75 | -40 to +125 | 20-SSOP |
| MAX22565CAAP/V+* | 5/1 | 200 | Selectable | 3.75 | -40 to +125 | 20-SSOP |
| MAX22566BAAP/V+* | 6/0 | 25 | Selectable | 3.75 | -40 to +125 | 20-SSOP |
| MAX22566CAAP/V+* | 6/0 | 200 | Selectable | 3.75 | -40 to +125 | 20-SSOP |

${ }^{*}$ Future product-contact factory for availability.
+Denotes a lead (Pb)-free/RoHS-compliant package.
/V Denotes an automotive qualified part.

## Chip Information

PROCESS: BiCMOS

## Reinforced, Fast, Low-Power, Six-Channel

## Digital Isolators

Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: | :---: |
| 0 | $9 / 21$ | Release for Market Intro | - |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Digital Isolators category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
NSI8120N1 NSI8021N1-DSPR IL3485-3E IL514E IL515E IL611-1E IL612A-3E IL710S-1E IL711-1E IL711-2E IL721VE IL814TE ADN4652BRSZ-RL7 ADUM1441ARSZ ADUM1447ARSZ ADUM1447ARSZ-RL7 ADUM230D0BRIZ-RL ADUM230E1BRIZ-RL ADUM230E0BRIZ-RL ISO7820DW ADUM1440ARSZ ADUM1445ARSZ ADUM1246ARSZ-RL7 ADUM4150ARIZ-RL

ADUM4150BRIZ-RL LTC4310IMS-1\#PBF IL3522E IL260E IL261E IL3085E IL3422-3E IL3585-3E IL510-1E IL610-1E IL611-2E IL613-3E IL710V-1E IL712-1E IL716-1E ISO7310FCQDRQ1 ISO7342CDWR ISO7810FDW ISO7820FDW IL611-3E ADN4655BRWZ ADUM2211SRIZ-RL ADUM1440ARSZ-RL7 ADUM3473ARSZ ADUM6210ARSZ ADUM3474ARSZ

