# Automotive Low Input Voltage $I^{2} \mathrm{C}$ 4-Channel 150mA Backlight Driver 

## General Description

The MAX25014 is a 4-channel backlight driver IC with boost controller for automotive displays. The integrated current outputs can sink up to 150 mA LED current each. The device accepts a wide 2.5 V to 36 V input voltage range and withstands automotive load-dump events.
The internal current-mode switching DC-DC controller supports boost or SEPIC topologies and operates in the 400 kHz to 2.2 MHz frequency range. Integrated spread spectrum helps reduce EMI. An adaptive output-voltagecontrol scheme minimizes power dissipation in the LED current-sink paths.
Control is included for an external nMOSFET series switch to reduce quiescent current when the backlight is off and to disconnect the boost converter in the case of a fault.
The device features $1^{2}$ C-controlled pulse-width-modulation (PWM) dimming and hybrid dimming. In either case, the minimum pulse width is 500 ns . Phase-shifted dimming of the strings is incorporated for lower EMI.
The MAX25014 is available in a 24 -pin TQFN or 24-pin side-wettable TQFN (SWTQFN) package and operates over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range.

## Applications

- Instrument Clusters
- Central Information Displays
- Infotainment Displays


## Benefits and Features

- Wide Voltage-Range Operation
- Operates Down to 2.5 V Supply After Startup
- Survives Load Dumps Up to 40V
- High Integration
- Complete 4-Channel Solution Including Boost Controller
- $\mathrm{I}^{2} \mathrm{C}$ Control for Minimum Parts Count
- Robust and Low EMI
- Spread-Spectrum Oscillator
- Phase Shifting
- 400 kHz to 2.2 MHz Switching-Frequency Range
- nMOS Input Protection Switch
- Multiple Diagnostic Features
- LED-Current Measurement
- Boost Output Voltage Measurement
- LED Open/Short Detection and Protection
- Boost Output Undervoltage and Overvoltage
- Versatile Dimming Scheme Allows Hybrid or PWMOnly Dimming Using DIM Input or $I^{2} \mathrm{C}$
- Dimming Ratio > 10,000:1 Using Hybrid Dimming
- 10,000:1 Dimming Ratio at 200 Hz Using PWM Dimming
- Compact ( $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ ) 24-Pin TQFN and SWTQFN Packages

Ordering Information appears at end of data sheet.

## Simplified Block Diagram



## MAX25014 <br> Automotive Low Input Voltage $\mathrm{I}^{2} \mathrm{C}$ 4-Channel 150mA Backlight Driver

## TABLE OF CONTENTS

General Description ..... 1
Applications ..... 1
Benefits and Features ..... 1
Simplified Block Diagram ..... 2
Absolute Maximum Ratings ..... 7
Package Information ..... 7
TQFN/SWTQFN ..... 7
Electrical Characteristics ..... 7
Typical Operating Characteristics ..... 13
Pin Configuration. ..... 15
MAX25014 ..... 15
Pin Description ..... 15
Functional Diagrams ..... 17
MAX25014 Block Diagram ..... 17
Detailed Description ..... 18
Enable ..... 18
Low-Voltage Operation ..... 18
Undervoltage Lockout ..... 18
Current-Mode DC-DC Controller ..... 18
Output Undervoltage Protection ..... 19
8-Bit Digital-to-Analog Converter ..... 19
FSEN Pin Function ..... 19
Dimming ..... 20
Hybrid Dimming ..... 20
Hybrid Dimming Operation ..... 21
Hybrid Dimming Operation Modes ..... 21
Low-Dimming Mode ..... 22
Phase-Shift Dimming ..... 22
Disabling Individual Strings ..... 22
Startup Sequence ..... 22
Stage 1 ..... 22
Stage 2 ..... 22
Stage 3 ..... 23
Boost Startup ..... 24
Oscillator Frequency/External Synchronization ..... 24
Spread-Spectrum Modulation ..... 24
5V LDO Regulator ( $\mathrm{V}_{\mathrm{CC}}$ ) ..... 25
LED Current Control ..... 25

| MAX25014 | Automotive Low Input Voltage I ${ }^{2} \mathrm{C}$ 4-Channel |
| ---: | ---: |
| 150 mA Backlight Driver |  |

TABLE OF CONTENTS (CONTINUED)
Fault Protection ..... 25
Open-LED Management and Overvoltage Protection ..... 26
Short-LED Detection ..... 26
LED Short-to-Ground Protection ..... 27
Thermal Warning/Shutdown ..... 27
MAX25014 Analog-to-Digital Converter ..... 27
Register Map ..... 28
MAX25014 ..... 28
Register Details ..... 28
Applications Information ..... 37
DC-DC Converter ..... 37
Power-Circuit Design ..... 37
Boost and Coupled-Inductor Configurations ..... 37
SEPIC Configuration ..... 38
Slope Compensation and Current-Sense Resistor ..... 39
Output Capacitor Selection ..... 40
External Switching-MOSFET Selection ..... 40
Rectifier Diode Selection ..... 41
Feedback Compensation ..... 41
External Disconnect-MOSFET Selection ..... 42
Vout to OUT_Bleed Resistors ..... 42
Thermal Considerations ..... 42
PCB Layout Considerations ..... 43
Sample Layout ..... 44
Typical Application Circuits ..... 45
MAX25014 Applications Circuit ..... 45
Ordering Information ..... 45
Revision History ..... 46

> | MAX25014 | Automotive Low Input Voltage I²C 4-Channel |
| ---: | ---: |
| 150 mA Backlight Driver |  |

## LIST OF FIGURES


Figure 2. Hybrid Dimming Operation Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Figure 3. Boost Startup Waveform with FAST_SS = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Figure 4. Sample Layout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
MAX25014 Automotive Low Input Voltage $\mathrm{I}^{2} \mathrm{C}$ 4-Channel150mA Backlight Driver
LIST OF TABLES
Table 1. FSEN RESISTOR VALUES ..... 19
Table 2. LED CURRENT WITH 40.2k $\Omega$ IREF RESISTOR ..... 25
Table 3. LED CURRENT SETTING (VALUES WITH RIREF $=49.9 \mathrm{k} \Omega$ ) ..... 29

## Absolute Maximum Ratings

| IN, EN to GND |  |
| :---: | :---: |
| OUT_, NGATE, BSTMON, BOOST to GND.......... -0.3V to +52V |  |
| PGND, LEDGND to GND ................................. -0.3V to +0.3V |  |
| $V_{C C}$ to GND when EN High |  |
| $V_{C C}$ to GND when EN Low ...........- 0.3 V to minimum of +6 V and |  |
|  | 3) V |
| TB, SCL, SDA, DIM to GN | -0.3 V to +6 V |
| FSEN, CS, RT, COMP, NDRV, IREF to G | $\begin{array}{r} 0.3 \mathrm{~V} \text { to } \mathrm{V}_{\mathrm{CC}}^{+} \\ 0.3 \mathrm{~V} \end{array}$ |
| k Current (< 100ns) | -5A |



Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Information

## TQFN/SWTQFN

| Package Code | T2444+4C |
| :--- | :--- |
| Outline Number | $\underline{21-0139}$ |
| Land Pattern Number | $\underline{90-0022}$ |
| Thermal Resistance, Single-Layer Board: |  |
| Junction to Ambient $\left(\theta_{\mathrm{JA}}\right)$ | $48^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction to Case $\left(\theta_{\mathrm{JC}}\right)$ | $3^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thermal Resistance, Four-Layer Board: |  |
| Junction to Ambient $\left(\theta_{\mathrm{JA}}\right)$ | $36^{\circ} \mathrm{C} / \mathrm{W}$ |
| Junction to Case $\left(\theta_{\mathrm{JC}}\right)$ | $3^{\circ} \mathrm{C} / \mathrm{W}$ |

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a " + ", " $\#$ ", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.
Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

## Electrical Characteristics

$\left(\mathrm{V}_{I N}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{RT}}=76.8 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{VCC}}=2.2 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. (Note 1))

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER INPUT |  |  |  |  |  |  |
| Operating Voltage Range, High Setting | $\mathrm{V}_{\text {IN }}$ | Register bit UV_SEL = 0 | 3.2 |  | 36 | V |
| Operating Voltage Range, Low Setting | $\mathrm{V}_{\text {IN }}$ | Register bit UV_SEL = 1 | 2.5 |  | 36 | V |
| Quiescent Supply Current | $\mathrm{IQ}_{\mathrm{IN}}$ | $V_{\text {DIM }}=5 \mathrm{~V} ; \mathrm{V}_{\text {BSTMON }}=1.3 \mathrm{~V},$ <br> OUT1-OUT4 are unconnected |  | 9.5 | 13 | mA |
| Standby Supply Current | ISHDN ${ }_{\text {IN }}$ | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {BOOST }}=12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=0 \mathrm{~V}$ |  | 4 | 8 | $\mu \mathrm{A}$ |
| IN Undervoltage Lockout, Rising | UVLOR ${ }_{\text {IN }}$ |  | 3.8 | 4.15 | 4.45 | V |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{RT}}=76.8 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{VCC}}=2.2 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. (Note 1))

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IN Undervoltage Lockout, Falling | UVLOFIN |  | 3.2 | 3.75 | 4 | V |
| IN Undervoltage Lockout Falling, High Setting | UVLOFINCC | After completed boost soft-start. Register bit UV_SEL = 0 | 2.65 | 2.9 | 3.15 | V |
| IN Undervoltage Lockout Falling, Low Setting | UVLOFINCC | After completed boost soft-start. Register bit UV_SEL = 1 | 2.15 | 2.3 | 2.45 | V |
| Startup Delay | tstartup | From EN high to ${ }^{2} \mathrm{C}$ ready |  |  | 2 | ms |
| IN to BOOST Switchover Voltage | $\mathrm{V}_{\text {So }}$ | IN falling, if $\mathrm{V}_{\text {BOOST }}>\mathrm{V}_{\text {IN }}+300 \mathrm{mV}$ (typ) | 5.6 | 5.8 | 6.1 | V |
| IN to BOOST Switchover Voltage Hysteresis | $\mathrm{V}_{\text {SO_HYS }}$ |  |  | 150 |  | mV |
| BOOST Shutdown Input Current | ISHDN $_{\text {BOOSt }}$ | $\mathrm{V}_{\mathrm{EN}}=0 \mathrm{~V}, \mathrm{~V}_{\text {BOOSt }}=12 \mathrm{~V}$ |  | 0.1 | 1 | $\mu \mathrm{A}$ |
| BOOST Input Current | Iboost | $\mathrm{V}_{\mathrm{EN}}=5 \mathrm{~V}$, Register bit ENA $=0, \mathrm{~V}_{\mathrm{BOOST}}$ $=24 \mathrm{~V}$ |  | 3.5 | 7 | $\mu \mathrm{A}$ |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{EN}}=5 \mathrm{~V}, \text { Register bit ENA }=1, \mathrm{~V}_{\mathrm{BOOST}} \\ & =24 \mathrm{~V} \end{aligned}$ |  | 30 | 45 |  |
| V Cc REGULATOR |  |  |  |  |  |  |
| $\mathrm{V}_{\text {Cc }}$ Output Voltage | $\mathrm{V}_{\mathrm{Cc}}$ | $\begin{aligned} & 6 \mathrm{~V}<\mathrm{V}_{\mathrm{IN}}, \mathrm{~V}_{\mathrm{BOOST}}<36 \mathrm{~V}, \mathrm{IVCC}=1 \mathrm{~mA} \text { to } \\ & 10 \mathrm{~mA} \end{aligned}$ | 4.75 | 5 | 5.25 | V |
| Dropout Voltage | VCC ${ }_{\text {DROP }}$ | $\mathrm{V}_{\mathrm{IN}}=4.5 \mathrm{~V}, \mathrm{I}_{\mathrm{VCC}}=5 \mathrm{~mA}$ |  |  | 0.2 | V |
| Short-Circuit Current Limit | Ivcc_sc | $\mathrm{V}_{\mathrm{CC}}$ shorted to GND |  | 60 |  | mA |
| $\mathrm{V}_{\text {CC }}$ UndervoltageLockout Threshold, Rising | UVLORVcc |  | 4.05 | 4.2 | 4.35 | V |
| $\mathrm{V}_{\text {CC }}$ UndervoltageLockout Threshold, Falling | UVLOFVcc |  | 3.75 | 3.9 | 4.04 | V |
| RT OSCILLATOR |  |  |  |  |  |  |
| Switching-Frequency Range | fsw | Frequency dithering disabled | 400 |  | 2200 | kHz |
| Maximum Duty Cycle | $\mathrm{D}_{\text {MAX }}$ | $\mathrm{f}_{\text {SW }}=400 \mathrm{kHz}$ | 90 | 94.5 | 98.5 | \% |
|  |  | $\mathrm{f}_{\text {SW }}=2200 \mathrm{kHz}$ | 86 | 90.5 | 95 |  |
| Oscillator-Frequency Accuracy | $\mathrm{f}_{\text {SW1 }}$ | $\mathrm{R}_{\mathrm{RT}}=76.8 \mathrm{k} \Omega$, dither disabled | 348 | 400 | 444 | kHz |
|  | fsw2 | $\mathrm{R}_{\mathrm{RT}}=13.3 \mathrm{k} \Omega$, dither disabled | 2013 | 2200 | 2387 |  |
| Frequency Dither | SS | Register bit SSL = 1 | $\pm 3$ |  |  | \% |
| RT Output Voltage | $\mathrm{V}_{\mathrm{RT}}$ | $\mathrm{R}_{\mathrm{RT}}=76.8 \mathrm{k} \Omega$ or $\mathrm{R}_{\mathrm{RT}}=13.3 \mathrm{k} \Omega$ | 1.22 | 1.25 | 1.28 | V |
| Sync Rising Threshold | $\mathrm{V}_{\text {SYNCTH }}$ |  | 2.1 |  |  | V |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{RT}}=76.8 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{VCC}}=2.2 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. (Note 1))

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Sync-Frequency DutyCycle Range | $\mathrm{D}_{\text {SYNC }}$ |  |  |  | 50 |  | \% |
| Sync-Frequency Range | fSYNC |  |  | $\begin{aligned} & 1.2 \mathrm{x} \\ & \mathrm{f}_{\mathrm{SW}} \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 1.5 \mathrm{x} \\ & \mathrm{f}_{\mathrm{SW}} \\ & \hline \end{aligned}$ | kHz |
| MOSFET DRIVER |  |  |  |  |  |  |  |
| NDRV On-Resistance, High Side | RNDRV_H | $\mathrm{I}_{\text {SINK }}=30 \mathrm{~mA}$ |  |  | 1.5 | 3 | $\Omega$ |
| NDRV On-Resistance, Low Side | RNDRV_L | $\mathrm{I}_{\text {SOURCE }}=30 \mathrm{~mA}$ |  |  | 0.8 | 1.6 | $\Omega$ |
| NDRV Rise Time | $\mathrm{t}_{\text {NDRV }}$ R | $\mathrm{C}_{\text {LOAD }}=1 \mathrm{nF}$, ( Note 2) |  |  | 8 |  | ns |
| NDRV Fall Time | tNDRV_F | $C_{\text {LOAD }}=1 \mathrm{nF},(\underline{\text { Note 2 }}$ ) |  |  | 8 |  | ns |
| SLOPE COMPENSATION |  |  |  |  |  |  |  |
| Peak SlopeCompensation CurrentRamp Magnitude | ISLOPE | Current ramp added to CS |  | 42 | 50 | 58 | $\mu \mathrm{A}$ |
| CURRENT-SENSE COMPARATOR |  |  |  |  |  |  |  |
| Current-Limit Threshold | $V_{C L}$ MAX | $\mathrm{V}_{\mathrm{CL}}=\mathrm{V}_{\text {CS }}+$ slope-compensation voltage |  | 385 | 420 | 455 | mV |
| Current-Limit Threshold During Low-Voltage Operation, Low Setting | VCLCC_MAX | Register bit ILIM $=0, \mathrm{~V}_{\mathrm{CC}}$ regulator input switched to BOOST |  | 565 | 600 | 635 | mV |
| Current-Limit Threshold <br> During Low-Voltage <br> Operation, High Setting | VCLCC_MAX | Register bit ILIM bit $=1, \mathrm{~V}_{\mathrm{CC}}$ regulator input switched to BOOST |  | 785 | 825 | 856 | mV |
| ERROR AMPLIFIER |  |  |  |  |  |  |  |
| OUT_Regulation, High Threshold | VOUT_H | Vout_falling |  | 0.95 | 1.03 | 1.1 | V |
| OUT_Regulation, Low Threshold | VOUT_L | VOUT_ rising |  | 0.7 | 0.78 | 0.85 | V |
| Transconductance | GM |  |  | 420 | 600 | 840 | $\mu \mathrm{S}$ |
| COMP Sink Current | ICOMP_SINK | $\mathrm{V}_{\text {COMP }}=2 \mathrm{~V}$ |  | 200 | 480 | 800 | $\mu \mathrm{A}$ |
| COMP Source Current | ICOMP SRC | $V_{\text {COMP }}=1 \mathrm{~V}$ |  | 200 | 480 | 800 | $\mu \mathrm{A}$ |
| LED CURRENT SINKS |  |  |  |  |  |  |  |
| IREF Voltage | $V_{\text {IREF }}$ | $\mathrm{R}_{\text {IREF }}=49.9 \mathrm{k} \Omega$ |  | 1.22 | 1.25 | 1.28 | V |
| IREF Resistor IREFOOR Fault Detection Range | RIREFOOR | Outside this range a fault will be detected |  | 27.5 |  | 83.5 | k $\Omega$ |
| OUT_ Output Current | Iout_ | $\mathrm{R}_{\text {IREF }}=49.9 \mathrm{k} \Omega$ | 120mA setting | 115 | 120 | 125 | mA |
|  |  | $\mathrm{R}_{\text {IREF }}=49.9 \mathrm{k} \Omega$ | 100 mA setting | 96 | 100 | 104 |  |
|  |  |  | 50 mA setting | 48 | 50 | 52 |  |
|  |  | $\mathrm{R}_{\text {IREF }}=40.2 \mathrm{k} \Omega$ | 150 mA setting | 143 | 149 | 155 |  |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{RT}}=76.8 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{VCC}}=2.2 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. (Note 1))

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Channel-to-Channel Matching | IOUT_M | $\mathrm{IOUT}_{-}=120 \mathrm{~mA}$ | -2 |  | +2 | \% |
|  |  | $\mathrm{l}_{\text {lut }}=50 \mathrm{~mA}$ | -2.5 |  | +2.5 |  |
| Total OUT_ Leakage Current to IN | Ioutleak | $\mathrm{V}_{\text {OUT__ }}=48 \mathrm{~V}, \mathrm{~V}_{\text {DIM }}=0 \mathrm{~V}$, all OUT_ are shorted together |  | 8 | 15 | $\mu \mathrm{A}$ |
| OUT_Current, Rise Time | tiout_R | 10\% to 90\% lout_, ( (Note 2) |  | 150 |  | ns |
| OUT_Current, Fall Time | tIOUT_F | 90\% to 10\% lout, ( (Note 2) |  | 50 |  | ns |
| DIM Sampling Frequency | f ${ }_{\text {DIM }}$ |  |  | 20 |  | MHz |
| OVERVOLTAGE AND UNDERVOLTAGE PROTECTION |  |  |  |  |  |  |
| BSTMON OvervoltageTrip Threshold | VBSTMONTH | $\mathrm{V}_{\text {BSTMON }}$ rising | 1.18 | 1.23 | 1.28 | V |
| BSTMON Hysteresis | VBSTMONHY |  |  | 70 |  | mV |
| BSTMON Input Bias Current | IBSTMON | $\mathrm{OV}<\mathrm{V}_{\text {BSTMON }}<1.3 \mathrm{~V}$ | -500 |  | +500 | nA |
| BSTMON UndervoltageDetection Threshold, Rising | VBSTMONUVR |  | 0.47 | 0.5 | 0.53 | V |
| BSTMON UndervoltageDetection Threshold, Falling | VBSTMONUVF | NGATE latched off | 0.4 | 0.43 | 0.46 | V |
| BSTMON UndervoltageBlanking Time |  | After ENA is written to '1', Register bit $\text { FAST_SS = } 0$ | 47.8 | 52 | 56.2 | ms |
| BSTMON UndervoltageDetection Delay | tBSTMON_UV | BSTMON falling | 4 | 10 | 18 | $\mu \mathrm{s}$ |
| LOGIC INPUT AND OUTPUTS |  |  |  |  |  |  |
| EN, SDA, SCL, DIM Input, Logic-High | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.1 |  |  | V |
| EN, SDA, SCL, DIM Input, Logic-Low | VIL |  |  |  | 0.8 | V |
| EN Input Current | IEN | $\mathrm{V}_{\mathrm{EN}}=12 \mathrm{~V}$ |  | 7.25 | 12 | $\mu \mathrm{A}$ |
| SDA, SCL Input Current | ISDA, ISCL | $\mathrm{V}_{\mathrm{SDA}}=\mathrm{V}_{\mathrm{SCL}}=5 \mathrm{~V}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| DIM Input Frequency | fDIM_IN |  | 90 |  |  | Hz |
| DIM Input Pullup Current | IDIM |  |  | 5 |  | $\mu \mathrm{A}$ |
| FSEN Input, Logic High | $V_{\text {FSEN TH }}$ | FSEN Rising | 2.2 |  |  | V |
| FSEN Input Current | IfSEN | $V_{\text {FSEN }}=1 \mathrm{~V}$ | 14.2 | 15 | 15.8 | $\mu \mathrm{A}$ |
| SDA, FLTB Output Low Voltage | V OL | Sinking 3mA |  |  | 0.4 | V |
| FLTB Output-Leakage Current | IFLTB_LKG | $\mathrm{V}_{\mathrm{FLTB}}=5.5 \mathrm{~V}$ | -1 |  | +1 | $\mu \mathrm{A}$ |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{RT}}=76.8 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{VCC}}=2.2 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. (Note 1))

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NGATE OUTPUT |  |  |  |  |  |  |
| NGATE Source Current | INGATE SRC | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~V}_{\text {NGATE }}=\mathrm{V}_{\text {IN }}-7 \mathrm{~V}$ | 37.5 | 50 | 62.5 | $\mu \mathrm{A}$ |
| NGATE Sink Current | I'NGATE_SINK | $\mathrm{V}_{\text {IN }}=12 \mathrm{~V}, \mathrm{~V}_{\text {NGATE }}=\mathrm{V}_{\text {IN }}+7 \mathrm{~V}$ | 4.5 | 9 |  | mA |
| NGATE Output Voltage | $\mathrm{V}_{\text {NGATE }}$ | Above $\mathrm{V}_{\text {IN }}, 4.5 \mathrm{~V}<\mathrm{V}_{\text {IN }}<36 \mathrm{~V}$ | 4.5 | 7.5 | 11 | V |
| NGATE Start Delay | ${ }^{\text {t }}$ NGATE | Delay between NGATE charge-pump turning on and the boost converter starting |  | 2 | 2.2 | ms |
| LED FAULT DETECTION |  |  |  |  |  |  |
| LED Short-Detection Threshold | VLED_THR | Register bits SLDET[1:0] = 11, Rising | 7.5 | 8 | 8.5 | V |
|  |  | Register bits SLDET[1:0] = 10, Rising | 5.6 | 6 | 6.4 |  |
|  |  | Register bits SLDET[1:0] = 01, Rising | 2.8 | 3 | 3.25 |  |
| Short-Detection Comparator Delay | tLEDS |  |  | 6.5 |  | $\mu \mathrm{s}$ |
| OUT_Check LED Source Current | IOUT_CKLED |  | 50 | 60 | 70 | $\mu \mathrm{A}$ |
| OUT_ Short to GND Detection Threshold | VOUT_GND | Before boost converter startup | 250 | 300 | 365 | mV |
| OUT_Unused-Detection Threshold | Vout_un |  | 1.15 | 1.25 | 1.35 | V |
| OUT_Open-LED <br> Detection Threshold | VOUT_OPEN | During operation | 250 | 300 | 365 | mV |

ANALOG-TO-DIGITAL CONVERTER

| ADC Measurement Resolution | $\mathrm{ADC}_{\text {BIT }}$ | ( Note 2) | 8 |  | Bits |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Total Measurement Error, Current | E_ADCOUT | 150mA setting | -8 | +8 | mA |
| Total Measurement Error, BSTMON | $\begin{gathered} \text { E_ADC }_{\text {BSTMO }} \\ N \end{gathered}$ | $\mathrm{V}_{\text {BSTMON }}=1 \mathrm{~V}$ | -70 | 70 | mV |
| ADC Gain Error | $\mathrm{ADC}_{\text {GAIN }}$ | 150 mA setting | -4 | +6 | \% |
| ADC Offset Error | ADC ${ }_{\text {OFF }}$ | 150 mA setting | -4 | +4 | LSB |
| Measurement | LSBOUT | $\mathrm{R}_{\text {IREF }}=49.9 \mathrm{k} \Omega$ | 0.505 |  | mA |
| Resolution, Current |  | $\mathrm{R}_{\text {IREF }}=40.2 \mathrm{k} \Omega$ | 0.625 |  |  |
| Measurement <br> Resolution, BSTMON | LSB BStMON $^{\text {d }}$ |  | 5.1 |  | mV |
| THERMAL SHUTDOWN |  |  |  |  |  |
| Thermal Warning | TWARN |  | 125 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal-Shutdown Threshold | TSHDN |  | 165 |  | ${ }^{\circ} \mathrm{C}$ |
| Thermal-Shutdown Hysteresis | TSHDN_HY |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{I N}=12 \mathrm{~V}, \mathrm{R}_{\mathrm{RT}}=76.8 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{VCC}}=2.2 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}\right.$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. (Note 1))

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}^{2} \mathrm{C}$ INTERFACE |  |  |  |  |  |  |
| Serial-Clock Frequency | fSCL |  |  |  | 400 | kHz |
| Bus-Free Time Between STOP and START Condition | $t_{\text {buF }}$ |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| START Condition Setup Time | tsu:STA |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| START Condition Hold Time | $t_{\text {HD: STA }}$ |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| STOP Condition Setup Time | tsu:Sto |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Clock Low Period | tow |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| Clock High Period | $\mathrm{t}_{\text {HIGH }}$ |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Data Setup Time | $\mathrm{t}_{\text {SU:DAT }}$ |  | 100 |  |  | ns |
| Data Hold Time | $t_{\text {thD }}$ DAT | Measured from 50\% point on SCL falling edge to SDA edge | 0 |  |  | $\mu \mathrm{s}$ |
| Pulse Width of Spike Suppressed | ${ }^{\text {tSP }}$ |  |  | 50 |  | ns |

Note 1: Limits are $100 \%$ tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.
Note 2: Guaranteed by design.

## Typical Operating Characteristics

( $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted.)







## Automotive Low Input Voltage I ${ }^{2} \mathrm{C}$ 4-Channel 150mA Backlight Driver

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right.$ unless otherwise noted.)


TOTAL LED CURRENT vs. TEMPERATURE (2.2MHz SWITCHING FREQUENCY)





## Pin Configuration

MAX25014


## Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | IN | Bias Supply Input. Connect a 2.5V to 36V supply to IN. Bypass IN to GND with a $2.2 \mu \mathrm{~F}$ ceramic <br> capacitor. |
| 2 | EN | Enable Input. Connect EN to ground to shut down the device. Connect EN to logic-high or IN for <br> normal operation. EN has an internal clamp at 3V; when EN is above this voltage, an input current <br> of (VEN $-3 V) / 1.2 \mathrm{M} \Omega$ will flow. |
| 3 | OUT1 | LED String Cathode Connection 1. OUT1 is the open-drain output of the linear current sink, which <br> controls the current through the LED string connected to OUT1. OUT1 sinks up to 150mA. |
| 4 | OUT3 | LED String Cathode Connection 3. OUT3 is the open-drain output of the linear current sink, which <br> controls the current through the LED string connected to OUT3. OUT3 sinks up to 150mA. |
| 5 | NGATE | Gate Connection for External Series nMOSFET driven by the internal charge pump. |
| 6 | FLTB | Open-Drain Fault Output. FLTB asserts low when any diagnostic bit that is not masked is asserted. <br> See the Fault Protection section for more details. Connect a pullup resistor from FLTB to VCC <br> a logic supply of maximum 5V. |
| 7 | SCL | I2C Clock Input. Connect a pullup resistor from SCL to the logic supply. |
| 8 | SDA | I2C Data I/O Pin. Connect a pullup resistor from SDA to the logic supply. |
| 9 | LEDGND | LED Ground. LEDGND is the return-path connection for the linear current sinks. Connect GND, <br> LEDGND, and PGND at a single point. |
| 10 | RT | Oscillator-Timing Resistor Connection. Connect a timing resistor (RRT) from RT to GND to <br> program the switching frequency. Also connect a 100pF capacitor from RT to GND. To <br> synchronize the switching frequency with an external clock, apply an AC-coupled external clock at <br> RT. When the oscillator is synchronized with the external clock, spread spectrum is disabled. |

## Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 11 | GND | Signal Ground. GND is the current return-path connection for the low-noise analog signals. Connect GND, LEDGND, and PGND at a single point. |
| 12 | IREF | LED Current-Reference Input. Connect a resistor (RIREF $=40.2 \mathrm{k} \Omega$ ) from IREF to GND to set the reference current. Place the resistor as close as possible to the pin using the shortest possible trace. |
| 13 | DIM | PWM Dimming Input. Apply a PWM signal to DIM for LED dimming control unless $I^{2} \mathrm{C}$ dimming is used. Connect DIM to $\mathrm{V}_{\mathrm{CC}}$ if dimming control is not used ( $100 \%$ brightness). Connect DIM to GND if dimming will be controlled through $I^{2} \mathrm{C}$. |
| 14 | FSEN | Fail-Safe Enable Pin. When FSEN is taken high the boost converter is enabled and the outputs OUT1-OUT4 are enabled at $100 \%$ duty cycle, independently of all register settings. Connect a resistor from FSEN to GND to set the LED current when FSEN is active and the device $\mathrm{I}^{2} \mathrm{C}$ address (see FSEN Pin Function). If the FSEN function is not needed connect the pin directly to GND. |
| 15 | OUT4 | LED String Cathode Connection 4. OUT4 is the open-drain output of the linear current sink that controls the current through the LED string connected to OUT4. OUT4 sinks up to 150 mA . |
| 16 | OUT2 | LED String Cathode Connection 2. OUT2 is the open-drain output of the linear current sink that controls the current through the LED string connected to OUT2. OUT2 sinks up to 150 mA . |
| 17 | COMP | Switching-Converter Compensation Input. Connect the compensation network from COMP to GND for current-mode control (see the Feedback Compensation section). |
| 18 | CS | Current-Sense Input for the Switching Regulator. A sense resistor connected from the source of the external power MOSFET to PGND sets the switching current limit. A resistor connected between the source of the power MOSFET and CS sets the slope-compensation ramp rate (see the Slope Compensation and Current-Sense Resistor section). |
| 19 | BSTMON | Overvoltage Threshold-Adjust Input. Connect a resistor-divider from the switching converter output to BSTMON and GND. The OVP comparator reference is internally set to 1.23 V . |
| 20 | PGND | Power Ground. PGND is the switching current-return-path connection. Connect GND, LEDGND, and PGND at a single point. |
| 21 | NDRV | Switching nMOSFET Gate-Driver Output. Connect NDRV to the gate of the external switchingpower nMOSFET using a $10 \Omega$ to $22 \Omega$ resistor. This decreases the slew rate of the gate driver and reduces switching noise. |
| 22 | $\mathrm{V}_{\mathrm{CC}}$ | 5 V Regulator Output. Bypass $\mathrm{V}_{\mathrm{CC}}$ to GND with a $1 \mu \mathrm{~F}$ (min) ceramic capacitor as close as possible to the device. |
| 23 | BOOST | Connect to the Output of the Boost Converter. This pin serves as the input to the $\mathrm{V}_{\mathrm{CC}}$ regulator when IN drops below 5.8 V . |
| 24 | IN | Bias Supply Input. Connect a 2.5 V to 36 V supply to IN . Bypass IN to GND with a $2.2 \mu \mathrm{~F}$ ceramic capacitor. |
| - | EP | Exposed Pad. Connect EP to a large-area contiguous copper ground plane for effective power dissipation. Do not use as the main IC ground connection. EP must be connected to GND. |

## Functional Diagrams

MAX25014 Block Diagram


## Detailed Description

The MAX25014 is a 4-channel backlight driver IC with boost controller for automotive displays. The integrated current outputs can sink up to 150 mA LED current each. The device accepts a wide 2.5 V to 36 V input voltage range. The IC provides load-dump voltage protection up to 40 V in automotive applications and incorporates three major blocks: a DC-DC controller with peak current-mode control to implement a boost or SEPIC-type switched-mode power supply, a 4 -channel LED driver with 45 mA to 150 mA constant-current sink capability per channel, and a control block with $\mathrm{I}^{2} \mathrm{C}$ interface.

The internal current-mode switching DC-DC controller supports boost or SEPIC topologies and operates in the 400 kHz to 2.2 MHz frequency range. Integrated spread spectrum helps reduce EMI. An adaptive output-voltage-control scheme minimizes power dissipation in the LED current-sink paths.
The device features $I^{2}$ C-controlled pulse-width-modulation (PWM) dimming and hybrid dimming. In either case, the minimum pulse width is 500 ns . Phase-shifted dimming of the strings is incorporated for lower EMI.

## Enable

The internal regulator is enabled when the EN pin is high. To shut down the device drive EN low, and the current consumption is reduced to $8 \mu \mathrm{~A}$ (max).

## Low-Voltage Operation

After the boost soft-start is completed the MAX25014 continues to operate with IN voltages lower than 5 V while maintaining 5 V drive for the external MOSFET at NDRV. When the IN voltage drops to $\mathrm{V}_{\text {SWITCHOVER }}$ the $\mathrm{V}_{\mathrm{CC}}$ regulator switches its input from IN to BOOST, the output of the boost converter. Switchover occurs as long as the voltage on BSTMON is above the undervoltage lockout level of 430 mV and BOOST is greater than IN. When IN returns to a voltage above 5.95 V the $\mathrm{V}_{\mathrm{CC}}$ regulator resumes operation from IN . Bypass IN and BOOST with ceramic capacitors of value 2.2 uF placed close to the respective pins.

At very low input voltages the efficiency of the boost converter reduces and the input current can reach very high levels as a consequence. When the input voltage falls below $\mathrm{V}_{\text {SWITCHOVER }}$ the boost converter current limit is automatically increased to 600 mV or 825 mV (typ), the value is set using the ILIM bit in the SETTING register. The external boost converter components must be selected for worst-case operation. Alternatively, it may be necessary to reduce the output power at low input voltages. If the voltage at IN drops below the level programmed by the UV_SEL bit in register DISABLE the boost converter is disabled.

## Undervoltage Lockout

The IC features three undervoltage lockouts (UVLOs) that monitor the input voltage at IN and the output of the internal LDO regulator at $\mathrm{V}_{\mathrm{CC}}$. The device turns on when EN is taken high if both IN and $\mathrm{V}_{\mathrm{CC}}$ are higher than their respective UVLO thresholds.

## Current-Mode DC-DC Controller

The IC has a constant-frequency, current-mode controller designed to drive the LEDs in a boost, SEPIC, or coupledinductor buck-boost configuration. The IC features multi-loop control to regulate the peak current in the inductor, as well as the voltage across the LED current sinks, to minimize power dissipation.
The switching frequency can be programmed over the 400 kHz to 2.2 MHz range using a resistor connected from RT to GND.
Adjustable slope compensation is provided to compensate for subharmonic oscillations that occur at above 50\% duty cycles in continuous-conduction mode.
The external MOSFET is turned on at the beginning of every switching cycle. The inductor current ramps up linearly until it is turned off at the peak current level set by the feedback loop. The peak inductor current is sensed from the voltage across the current-sense resistor ( $\mathrm{R}_{\mathrm{CS}}$ ) connected from the source of the external MOSFET to ground with the addition of the slope-compensation voltage due to $\mathrm{R}_{\mathrm{SC}}$.

The IC features leading-edge blanking to suppress the MOSFET switching noise. A PWM comparator compares the current-sense voltage plus the slope-compensation signal with the output of the transconductance error amplifier. The controller turns off the MOSFET when the voltage at CS exceeds the error amplifier's output voltage, which is also the voltage on the COMP pin. This process repeats every switching cycle to achieve peak current-mode control.
In addition to the peak current-mode-control loop, the IC has two other feedback loops for control. The converter output voltage is sensed through the BSTMON input, which goes to the inverting input of the error amplifier. The other feedback comes from the OUT_ current sinks. This loop controls the headroom of the current sinks to minimize total power dissipation while still ensuring accurate LED current matching. Each current sink has a window comparator with a low threshold of 0.78 V and a high threshold of 1.03 V . The outputs of these comparators control an up/down counter. The up/ down counter is updated on every falling edge of the DIM input and drives an 8-bit DAC that sets the reference to the error amplifier. When dimming is set to $100 \%$, the counter is updated at intervals of 10 ms .

## Output Undervoltage Protection

At the end of the boost converter soft-start, an undervoltage threshold is activated on the output of the DC-DC converter, which is set at 430 mV . If the BSTMON pin is below 430 mV after the soft-start period of the DC-DC converter, the converter is turned off and the NGATE output discharges the gate of the external nMOSFET. The FLTB pin is asserted low whenever undervoltage protection is activated. The ENA bit in the ISET (0x02) register must be toggled to start up again once the fault condition has been removed. Alternatively, the EN pin or power supply can be toggled.

## 8-Bit Digital-to-Analog Converter

The error amplifier's reference input is controlled with an 8-bit digital-to-analog converter (DAC). The DAC output is ramped up slowly during startup to implement a soft-start function (see the Startup Sequence section). During normal operation, the DAC output range is limited to 0.6 V to 1.25 V . Because the DAC output is limited to no less than 0.6 V during normal operation, the overvoltage threshold for the output should be set to a value less than twice the minimum LED forward voltage. The DAC LSB determines the minimum step-in output voltage according to the equation below.

## Equation 1:

$$
V_{\text {STEP_MIN }}=\text { V }_{\text {DAC_LSB }} \times A_{\text {OVP }}
$$

where:
VSTEP_MIN $=$ Minimum output-voltage step
$V_{\text {DAC_LSB }}=$ DAC least significant bit size $(2.5 \mathrm{mV})$
A OVP $=$ BSTMON resistor-divider gain (1 + R6/R7)

## FSEN Pin Function

The FSEN pin can be used to enable the device in situations where ${ }^{2} \mathrm{C}$ control is temporarily impossible or the interface has stopped functioning (even if the ENA bit is not set). When FSEN is taken high, the boost converter is turned on and the current sinks are enabled at $100 \%$ duty cycle. When FSEN returns low, the values programmed in the $I^{2} \mathrm{C}$ registers are applied at the beginning of the next dimming cycle.
The OUT_ current, when FSEN is high, is set by a resistor from FSEN to GND according to Table 1. The resistor value is read at power-up and the set OUT_ current value and $I^{2} \mathrm{C}$ address cannot subsequently be changed.
If FSEN is not used connect the pin to GND unless the alternative ${ }^{2} \mathrm{C}$ address is to be used.
Table 1. FSEN RESISTOR VALUES

| FSEN RESISTOR VALUE (k $\mathbf{\Omega}$ ) | OUT_CURRENT (mA) | 7-BIT I²C ADDRESS |
| :---: | :---: | :---: |
| 0 | Fail-safe disabled | $0 \times 69$ |
| 3.48 | 25 | $0 \times 69$ |
| 7.15 | 25 | $0 \times 6 \mathrm{~F}$ |
| 12 | 50 | $0 \times 69$ |
| 18.7 | 50 | $0 \times 6 \mathrm{~F}$ |

## Table 1. FSEN RESISTOR VALUES (continued)

| FSEN RESISTOR VALUE (kR) | OUT_CURRENT (mA) | 7-BIT I²C ADDRESS |
| :---: | :---: | :---: |
| 27.4 | 75 | $0 \times 69$ |
| 39 | 75 | $0 \times 6 \mathrm{~F}$ |
| 59 | 100 | $0 \times 69$ |
| 84.5 | 100 | $0 \times 6 \mathrm{~F}$ |

## Dimming

Dimming can be performed either using an external PWM signal applied to the DIM pin, or by programming the desired dimming level through $\mathrm{I}^{2} \mathrm{C}$.
When using internal dimming, set the DIM_EXT bit in the IMODE register ( $0 \times 03$ ) to 1 (the default value is 0 , the DIM pin is the default dimming input) before setting the ENA bit to turn on the backlight. The signal on the DIM pin is sampled with a 20 MHz internal clock.
In internal dimming, write up to 18 bits to the TON_[17:0] bits (see registers $0 \times 04$ to $0 \times 0 \mathrm{C}$ in the Register Map section). The value to be written is calculated using the following formula.

## Equation 2:

$$
\mathrm{TON}=\frac{t_{\mathrm{ON}}}{50 \mathrm{~ns}}
$$

where $t_{O N}$ is the desired on-time. If a value is written that corresponds to an on-time less than $500 \mathrm{~ns}(\leq 0 x 09$ ), the corresponding OUT_ will stay on for 500 ns . If the value written is longer than the dimming period, the output will be on at $100 \%$ duty cycle. To set zero current in any channel, write all the corresponding TON__ bits to 0 .

## Hybrid Dimming

In hybrid dimming mode, the external LEDs are dimmed by first reducing their current as the dimming duty-cycle decreases from 100\% (see Figure 1). At the crossover level set by the HDIM_THR_1_0[1:0] bits dimming transitions to PWM dimming where the LED current is chopped. To select hybrid dimming, set the HDIM bit in the IMODE (0x03) register and select the desired crossover level between analog and PWM dimming using the HDIM_THR_1_0[1:0] bits in the same register. Depending on the DIM_EXT bit, the device functions in one of two ways:

1. (DIM_EXT = 1) measures the duty cycle on the DIM pin and translates it into a combined LED current value and PWM setting.
2. (DIM_EXT $=0$ ) takes the 18 -bit value from the TON_registers and translates it into a combined LED current value and $\overline{P W M}$ setting.
Note: When hybrid dimming is used with an internal dimming setting (DIM_EXT = 0), only the value TON1[17:0] is used. It is not possible to have individual dimming settings for each of the channels in this mode but the TON_settings for all the channels must be non-zero.
In summary, there are four possible dimming modes:
3. External PWM dimming.
4. Internal PWM dimming with the pulse-width set through $I^{2} \mathrm{C}$ and the PWM frequency generated internally.
5. External hybrid dimming with a PWM signal applied to the DIM pin; the pulsed current on the OUT_ pins follows the DIM frequency.
6. Internal hybrid dimming with the dimming ratio set through $I^{2} \mathrm{C}$ and the PWM frequency generated internally. The TON1[17:0] setting is valid for all channels. Any channels with a TON_[17:0] setting of 0 will be turned off.
[[Hybrid Dimming Operation]] illustrates the difference between standard and hybrid dimming with phase-shifting enabled.

## Hybrid Dimming Operation



Figure 1. Hybrid Dimming Operation with HDIM[1:0] = 10 (25\%)

## Hybrid Dimming Operation Modes



Figure 2. Hybrid Dimming Operation Modes

## MAX25014

## Automotive Low Input Voltage ${ }^{2} \mathrm{C}$ 4-Channel 150mA Backlight Driver

## Low-Dimming Mode

The IC's operation changes at very narrow dimming pulses to ensure a consistent dimming response of the LEDs. If the dimming on-time (from either the DIM input or the TON_ value, depending on which is selected) is lower than $50 \mu \mathrm{~s}$ (typ), the device enters low-dimming mode. In this state, the converter switches continuously and LED short detection is disabled. When the DIM input is greater than $51 \mu$ (typ) the device goes back into normal operation, enabling the shortLED detection and switching the power FET only when the effective dimming signal is high. OUT_ current monitoring does not operate in low-dim mode although the BSTMON voltage can still be measured.
When internal dimming is used some channels may be in low-dim mode while others are not. If any channel is in low-dim mode, the boost converter runs continuously.

## Phase-Shift Dimming

When the PSEN bit in register $0 x 02$ is set phase shifting of the LED strings is enabled. The device automatically sets the phase shift between strings to 90,120 , or 180 degrees, depending on the number of strings enabled.

## Disabling Individual Strings

To disable an unused LED string, connect the unused OUT_ to ground through a $12 \mathrm{k} \Omega$ resistor, or set the corresponding DIS_ bit to 1 in the DISABLE ( $0 \times 13$ ) register before the ENA bit is set. During startup, the device sources $60 \mu \mathrm{~A}$ (typ) current through the OUT_ pins and measures the corresponding voltage. For the string to be properly disabled, the OUT_ voltage should measure between 365 mV and 1.15 V during this check. 365 mV is the maximum threshold for the $\mathrm{OUT}_{-}^{-}$ short-to-ground check and 1.15 V is the minimum unused string-detection threshold.
Note: When disabling unused strings, it is necessary to start by disabling the highest-numbered current sinks first (e.g., if two strings need to be disabled, disable OUT4 and OUT3. Do not disable any two strings at random). During normal operation, strings can be selectively turned off by changing the corresponding TON_setting to 0 . This is only possible when internal dimming is used (not when using the DIM input pin).

## Startup Sequence

When the EN pin is taken high (assuming the IN voltage is above its undervoltage-lockout value), the internal regulator and the ${ }^{2} \mathrm{C}$ interface are turned on and the device checks the OUT_ channels. If any of the OUT_ pins are detected as shorted to GND, the boost converter does not start (to avoid possible damage) and the corresponding OUT_SG bit(s) are set. The device also detects and disconnects any unused current-sink channels connected to GND by means of a $12 \mathrm{k} \Omega$ resistor. Alternatively, individual channels can be disabled using the DIS[4:1] bits. The total duration of this phase of the startup is 2 ms (max). After this phase, the $I^{2} \mathrm{C}$ interface can be used and the device registers can be written. The ENA bit should be set to 1 to enable the boost and subsequently the OUT_current sinks. Before setting the ENA bit to 1 fast soft-start can be chosen by setting the FAST_SS bit to 1. When the ENA bit is set high, the startup sequence occurs in three stages:

## Stage 1

Once the ENA bit is high, the controller begins the soft-start of the boost. First, the driver of the external nMOSFET is turned on. A typical current of $50 \mu \mathrm{~A}$ is provided by the internal charge pump at the NGATE pin to turn on the external nMOSFET. Do not connect anything other than the MOSFET gate to the NDRV pin. After a 2 ms timeout expires, Stage 2 of the startup begins.

## Stage 2

After the checks in Stage 1 have been performed, the converter starts switching and the output begins to ramp. The DAC reference to the error amplifier is stepped up 1 bit at a time until the voltage at BSTMON reaches 600 mV (or 1.1 V when the FAST_SS bit is set to 1 ). This stage duration is fixed at approximately 50 ms (typ) or 23 ms when the FAST_SS bit is set to 1 . The BSTMON pin is then sampled, and if its voltage is less than 500 mV (typ), FLTB is asserted low, the power converter is turned off, the external nMOSFET on NGATE is turned off, and they all remain off until the ENA bit, input power, or EN pin is toggled.

## MAX25014

## Automotive Low Input Voltage ${ }^{2}{ }^{2} \mathrm{C}$ 4-Channel 150mA Backlight Driver

## Stage 3

The third stage begins once Stage 2 is complete and the DIM input goes high (with DIM_EXT = 1), or internal dimming is enabled by setting a PWM value greater than 0 on any of the channels. During Stage 3 , the output of the converter is adjusted until the minimum OUT_ voltage falls within 0.78 V (typ) and 1.03 V (typ) comparator limits. The output adjustment is again controlled by the DAC, which provides the reference for the error amplifier. The DAC output is updated on each rising edge of the DIM input pin (or internal dimming signal). If the DIM input (or the internal dimming signal when DIM_EXT = 1) is at $100 \%$ duty cycle (DIM = high), the DAC output is updated once every 10 ms .
The total soft-start time can be calculated using Equation 3.
Equation 3:

$$
t_{\mathrm{SS}}=52 \mathrm{~ms}+\frac{\left(V_{\mathrm{LED}}+0.91\right)-\left(0.6 \times A_{\mathrm{OVP}}\right)}{f_{\mathrm{DIM}} \times 0.01 \times A_{\mathrm{OVP}}}
$$

where:
$t_{\text {SS }}=$ Total soft-start time
$52 \mathrm{~ms}=$ Fixed Stage $1+$ Stage 2 duration
$V_{\text {LED }}=$ Total forward voltage of the LED strings
$0.91 \mathrm{~V}=$ Midpoint of the window comparator
$\mathrm{f}_{\text {DIM }}=$ Dimming frequency (use 100 Hz for $\mathrm{f}_{\text {DIM }}$ when input duty cycle is $100 \%$ )
$0.01 \mathrm{~V}=4$ times the 2.5 mV LSB of the DAC
AOVP $=$ Gain of the BSTMON resistor-divider or $1+\mathrm{R} 6 / \mathrm{R} 7$
When the FAST_SS bit is set to 1 the soft-start is accelerated and the final value of the voltage on the BSTMON pin is 1.1V. The equation for the total soft-start time then becomes:

$$
t_{\mathrm{SS}}=25 \mathrm{~ms}+\frac{1.1 \times A_{\mathrm{OVP}}-\left(V_{\mathrm{LED}}+0.91\right)}{f_{\mathrm{DIM}} \times 0.01 \times A_{\mathrm{OVP}}}
$$

After the soft-start period, a fault is detected whenever the BSTMON pin falls below 430 mV (typ). When this occurs, the power converter is latched off and the NGATE output discharges the gate of the external nMOSFET, disconnecting the input voltage from the boost converter. The FLTB pin is asserted low whenever the undervoltage protection is activated. Cycling the ENA bit, EN pin, or the supply is required to start up again, once the fault condition has been removed.

## Boost Startup



Figure 3. Boost Startup Waveform with FAST_SS $=0$

## Oscillator Frequency/External Synchronization

The internal oscillator frequency is programmable between 400 kHz and 2.2 MHz using a timing resistor ( $\mathrm{R}_{\mathrm{RT}}$ ) connected from the RT pin to GND. Use Equation 4 to calculate the value of $R_{R T}$ for the desired switching frequency ( $\mathrm{f}_{\mathrm{SW}}$ ).
Equation 4:

$$
R_{\mathrm{RT}}=\frac{29260+\left(2200-f_{\mathrm{SW}}\right) \times 0.81}{f_{\mathrm{SW}}}
$$

where $R_{R T}$ is in $k \Omega$ and $f S W$ is in $k H z$.
Synchronize the oscillator with an external clock by AC-coupling the external clock to the RT input. The value of the capacitor used for AC-coupling is $C_{S Y N C}=10 p F$ and the duty cycle of the external clock should be $50 \%$.
At low input voltages and when the switching frequency is above 1 MHz , the switching frequency is automatically reduced by a factor of $30 \%$ to enabled high-duty-cycle operation and maintain output-voltage regulation.

## Spread-Spectrum Modulation

The IC includes spread-spectrum modulation that reduces peak electromagnetic interference (EMI) at the switching frequency and its harmonics.
The spread spectrum uses a pseudorandom dithering technique where the switching frequency is varied in the $97 \%$ range (or $94 \%$ when the SSL bit is 1 ) of the programmed switching frequency, to $103 \%$ (or $106 \%$ when the SSL bit is 1) of the programmed switching frequency set through the external resistor from RT to GND. When spread spectrum is used, the total energy at the fundamental and each harmonic is spread over a wider bandwidth, reducing the peak energy
at the relevant frequency.
Spread spectrum is disabled if external synchronization is used. Optionally, spread spectrum can also be disabled by setting the SS_OFF bit in the SETTING (0x12) register to 1 . The amount of spread spectrum can also be varied between $\pm 3 \%$ and $\pm 6 \%$ using the SSL bit in the same register.

## 5V LDO Regulator ( $\mathrm{V}_{\mathrm{Cc}}$ )

The internal LDO regulator converts the input voltage at IN (or the voltage at the BOOST pin when IN is below $\mathrm{V}_{\text {SWITCHOVER }}$ ) to a 5 V output voltage at $\mathrm{V}_{\mathrm{CC}}$. The LDO regulator supplies current to the internal control circuitry and the gate driver. Bypass $\mathrm{V}_{\mathrm{CC}}$ to GND with a $1 \mu \mathrm{~F}(\mathrm{~min})$ ceramic capacitor as close as possible to the device.

## LED Current Control

The full-scale sink current for the outputs (OUT1-OUT4) is set using the four ISET[3:0] bits in the ISET register (0x02). The OUT_ current value is also directly related to the reference current in the resistor on the IREF pin ( $\mathrm{R}_{\mathrm{IREF}}$ ). If the $\mathrm{R}_{\text {IREF }}$ value is not in the $27.5 \mathrm{k} \Omega$ to $83.5 \mathrm{k} \Omega$ range, the device will not operate and an IREFOOR error is indicated (see the Register Map).
When PWM dimming is used, the current in the OUT_ channels switches between zero and the full-scale sink current at the set duty cycle.
When hybrid dimming is used, the sink current in OUT1-OUT4 is reduced linearly from the full-scale value until the level set by HDIM_THR_1_0[1:0] is reached; dimming at lower levels is then accomplished using PWM (see Figure 1).
The LED current when using a $40.2 \mathrm{k} \Omega$ IREF resistor is shown in Table 2.
Table 2. LED CURRENT WITH 40.2k $\Omega$ IREF RESISTOR

| ISET[3:0] |  |
| :---: | :---: |
| 0000 | LED CURRENT PER OUTPUT (mA) |
| 0001 | 56 |
| 0010 | 62 |
| 0011 | 68 |
| 0100 | 74 |
| 0101 | 81 |
| 0110 | 87 |
| 0111 | 93 |
| 1000 | 99 |
| 1001 | 106 |
| 1010 | 112 |
| 1011 | 118 |
| 1100 | 124 |
| 1101 | 130 |
| 1110 | 137 |
| 1111 | 143 |

## Fault Protection

Fault protection in the IC includes cycle-by-cycle current limiting in the PWM controller, DC-DC converter output undervoltage protection, output overvoltage protection, open-LED detection, short-LED detection and protection, and overtemperature shutdown. The open-drain fault flag output (FLTB) goes low when an open-LED string is detected, a short-LED string is detected, an output undervoltage, or during thermal shutdown. Certain faults can be inhibited from causing FLTB to go low using the bits in the MASK[7:0] register. FLTB is cleared when the fault condition is removed
during thermal shutdown and shorted LEDs. FLTB is latched low for an open-LED and can be reset by cycling power or toggling the EN pin. The thermal-shutdown threshold is $+165^{\circ} \mathrm{C}$ and has $+15^{\circ} \mathrm{C}$ hysteresis.

## Open-LED Management and Overvoltage Protection

After the soft-start of the boost converter, the IC detects open-LED strings and disconnects any such strings from the internal minimum OUT_ voltage detector. This keeps the DC-DC converter output voltage within safe limits and maintains high efficiency. The current in strings that have been detected open is not measured by the ADC and reads as zero.
During normal operation, the DC-DC converter output-regulation loop uses the minimum OUT_ voltage as the feedback input. If any LED string is open, the voltage at the opened OUT_ goes to VLEDGND. The DC-DC converter output voltage then increases to the overvoltage-protection threshold set by the voltage-divider network connected between the converter output, the BSTMON input, and GND. The overvoltage-protection threshold at the DC-DC converter output is determined using the equation below.

## Equation 5:

$$
V_{\text {OUT_BSTMON }}=1.23 \times\left(1+\frac{R 6}{R 7}\right)
$$

where 1.23 V (typ) is the overvoltage threshold on BSTMON (see the Functional Diagram). Select $\mathrm{V}_{\text {OUT_BSTMON }}$ according to the formula below.

## Equation 6:

$$
1.1 x\left(V_{\text {LED_MAX }}+1.1\right)<V_{\text {OUT_BSTMON }}<2 x\left(V_{\text {LED_MIN }}+0.7\right)
$$

where:
VLED_MAX $=$ Maximum expected LED string voltage
VLED_MIN $=$ Minimum expected LED string voltage
Select R6 and R7 such that the voltage at OUT_ does not exceed the absolute maximum rating. As soon as the DC-DC converter output reaches the overvoltage-protection threshold, the internal MOSFET is switched off.
The overvoltage threshold should be set to less than twice the minimum LED voltage to ensure proper operation and that the BSTMON minimum regulation point of 600 mV (typ) is not breached. Connect a $12 \mathrm{k} \Omega$ resistor between OUT_ and LEDGND for each unused channel to avoid overvoltage triggering at startup. When an open-LED overvoltage condition occurs, FLTB is latched low. Any current-sink output with $\mathrm{V}_{\text {OUT }}<300 \mathrm{mV}$ (typ) is permanently disconnected from the minimum voltage detector. Toggle the EN pin to clear an open-LED condition.

## Short-LED Detection

The IC checks for shorted LEDs after the current in any channel is turned on. A shorted-LED is detected at OUT_ if the condition below is met.

## Equation 7:

$$
\mathrm{V}_{\text {OUT_- }}>\mathrm{RSDT}^{2}
$$

where:
RSDT = Programmable short-LED-detection threshold set by the SLDET[1:0] bits in the SETTING (0x12) register.
If a short is detected on any of the strings, the affected LED strings are disabled after a delay of one dimming cycle and the FLTB output flag asserts low after two dimming cycles until the device detects that the shorts are removed. Disable short-LED detection by setting SLDET[1:0] to 0x0. Short-LED detection is disabled in low-dimming mode. In external dimming mode with the DIM input connected continuously high, the OUT_pins are periodically scanned to detect shorted LEDs. The scan frequency is 100 Hz .
Similarly, when DIM_EXT = 0 and internal dimming is being used, shorted LEDs are still detected by periodically scanning the OUT_ states at 100 Hz .
Short-LED detection is also disabled in cases where all active OUT_ channels rise above 2.5 V . This can occur in a boostconverter application when the input voltage becomes higher than the total LED string voltage drop, such as during a

## Automotive Low Input Voltage ${ }^{2}{ }^{2} \mathrm{C}$ 4-Channel

 150mA Backlight Driverbattery load dump. If a short-LED fault occurs during a load dump, the fault flag does not assert until the load dump is over and the minimum OUT_ voltage has fallen below 2.35 V . If a load dump occurs after a short LED is detected, the fault flag deasserts until the load dump is over and the minimum OUT_ voltage has fallen below 2.35 V , at which point, the fault flag reasserts.

## LED Short-to-Ground Protection

During startup, a check is performed for OUT_ pins shorted to ground by sourcing a current of $60 \mu \mathrm{~A}$ into the OUT_ pins. If the pin voltage does not exceed 300 mV , a short to GND is declared. In this case the device does not start. Toggle the EN pin or power to clear this condition.

## Thermal Warning/Shutdown

The IC includes thermal protection that operates at a temperature of $165^{\circ} \mathrm{C}$. When the thermal-shutdown temperature is reached, the device is immediately disabled so it can cool. When the junction temperature falls by $15^{\circ} \mathrm{C}$, the device is reenabled with the same settings as before (the boost converter performs a soft-start). When a thermal shutdown occurs, the FLTB pin goes low and the OT bit, if read through the $\mathrm{I}^{2} \mathrm{C}$, is set to 1 .
A thermal warning bit (OTW) is implemented in the DIAG (0x1F) register and indicates that the junction temperature has exceeded $125^{\circ} \mathrm{C}$. The OTWMASK bit in the MASK (0x1E) register is used to control whether or not an active OTW bit causes the FLTB pin to go low.

## MAX25014 Analog-to-Digital Converter

The analog-to-digital converter (ADC) is used to measure the current in each of the strings and the voltage on the BSTMON pin.
A conversion cycle is started by setting the CONVERT bit in the ISET ( $0 \times 02$ ) register to 1 . At the end of the cycle the CONVERT bit is reset to 0 to indicate a complete cycle, and the IOUT1-IOUT4 and VMON registers contain the updated values. The full-scale value of the current measurement is 127.5 mA with an IREF resistor of $49.9 \mathrm{k} \Omega$ or 158.3 mA with $R_{\text {IREF }}=40.2 \mathrm{k} \Omega$. Values higher than these read as full scale or 0xFF. Current measurements are not performed on channels that are in low-dim mode; before performing a conversion, this can be checked by reading the LoDIM_ bits. If a conversion is attempted on a channel that is in low-dim mode, the current value returned will be 0x00. The duration of a complete conversion depends on whether or not phase shifting is enabled. With phase shifting enabled, a complete conversion can take up to two dimming cycles, worst-case. With phase shifting disabled, one dimming cycle is the worstcase latency (the conversion is initiated at the beginning of a DIM cycle and concluded $<50 \mu$ s later).

## Register Map

MAX25014

| ADDRESS | NAME | MSB |  |  |  |  |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I2C |  |  |  |  |  |  |  |  |  |
| $0 \times 00$ | Dev ID[7:0] | Device_ID[7:0] |  |  |  |  |  |  |  |
| 0x01 | Rev ID[7:0] | - | - | - | - | Revision_ID[3:0] |  |  |  |
| $0 \times 02$ | ISET[7:0] | - | CONVE RT | ENA | PSEN | ISET[3:0] |  |  |  |
| $0 \times 03$ | IMODE[7:0] | LoDIM4 | LoDIM3 | LoDIM2 | LoDIM1 | $\underset{\bar{T}}{\text { DIM_EX }^{2}}$ | HDIM | HDIM_THR_1_0[1:0] |  |
| 0x04 | TON1H[7:0] | TON1H[7:0] |  |  |  |  |  |  |  |
| $0 \times 05$ | TON1L[7:0] | TON1L[7:0] |  |  |  |  |  |  |  |
| $0 \times 06$ | TON2H[7:0] | TON2H[7:0] |  |  |  |  |  |  |  |
| $0 \times 07$ | TON2L[7:0] | TON2L[7:0] |  |  |  |  |  |  |  |
| $0 \times 08$ | TON3H[7:0] | TON3H[7:0] |  |  |  |  |  |  |  |
| $0 \times 09$ | TON3L[7:0] | TON3L[7:0] |  |  |  |  |  |  |  |
| 0x0A | TON4H[7:0] | TON4H[7:0] |  |  |  |  |  |  |  |
| $0 \times 0 \mathrm{~B}$ | TON4L[7:0] | TON4L[7:0] |  |  |  |  |  |  |  |
| 0x0C | TON1-4LSB[7:0] | TON4LSB[1:0] |  | TON3LSB[1:0] |  | TON2LSB[1:0] |  | TON1LSB[1:0] |  |
| $0 \times 12$ | SETTING[7:0] | ILIM | FPWM[2:0] |  |  | SS_OFF | SSL | SLDET[1:0] |  |
| $0 \times 13$ | DISABLE[7:0] | UV_SEL | $\begin{gathered} \text { FAST_S } \\ \mathrm{S} \end{gathered}$ | CP_DIS | - | DIS4 | DIS3 | DIS2 | DIS1 |
| 0x14 | BSTMON[7:0] | VBSTMON[7:0] |  |  |  |  |  |  |  |
| $0 \times 15$ | IOUT1[7:0] | IOUT1[7:0] |  |  |  |  |  |  |  |
| $0 \times 16$ | IOUT2[7:0] | IOUT2[7:0] |  |  |  |  |  |  |  |
| $0 \times 17$ | IOUT3[7:0] | IOUT3[7:0] |  |  |  |  |  |  |  |
| $0 \times 18$ | IOUT4[7:0] | IOUT4[7:0] |  |  |  |  |  |  |  |
| 0x1B | OPEN[7:0] | - | - | - | - | OUT4O | OUT3O | OUT2O | OUT10 |
| $0 \times 1 \mathrm{C}$ | SHORTGND[7:0] | - | - | - | - | OUT4SG | OUT3SG | OUT2SG | OUT1SG |
| 0x1D | SHORTED LED[7:0] | - | - | - | - | OUT4SL | OUT3SL | OUT2SL | OUT1SL |
| 0x1E | MASK[7:0] | - | - | - | $\begin{gathered} \text { BSTUVM } \\ \text { ASK } \end{gathered}$ | OMASK | SGMAS K | OTWMA SK | SLMASK |
| 0x1F | DIAG[7:0] | - | - | $\begin{gathered} \text { IREFOO } \\ \mathrm{R} \end{gathered}$ | BSTUV | BSTOV | $\underset{\bar{T}}{ } \mathrm{HW}_{\mathrm{T}}$ | OTW | OT |

## Register Details

Dev ID ( $0 \times 00$ )

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | Device_ID[7:0] |  |  |  |  |  |  |  |
| Reset | 0x24 |  |  |  |  |  |  |  |
| Access Type | Read Only |  |  |  |  |  |  |  |


| BITFIELD | BITS |  | DESCRIPTION |
| :--- | :---: | :--- | :--- |
| Device_ID | $7: 0$ | Reads 0x1424 |  |

## Rev ID (0x01)

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | - | - | - | - |  | Revision_ID[3:0] |  |  |
| Reset | - | - | - | - |  | $0 \times 0$ |  |  |
| Access <br> Type | - | - | - | - |  | Read Only |  |  |


| BITFIELD | BITS | DESCRIPTION |
| :--- | :---: | :--- |
| Revision_ID | $3: 0$ | Device revision ID, reads 0x0. |

## ISET ( $0 \times 02$ )

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | - | CONVERT | ENA | PSEN |  | ISET[3:0] |  |  |
| Reset | - | $0 b 0$ | $0 b 0$ | $0 b 1$ |  | $0 b 1011$ |  |  |
| Access <br> Type | - | Write, Read | Write, Read | Write, Read |  | Write, Read |  |  |


| BITFIELD | BITS | DESCRIPTION |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CONVERT | 6 | Write a 1 to this bit to start a conversion cycle of the ADC. When the cycle is finished, this bit is automatically reset to indicate that data is ready. |  |  |  |  |  |
| ENA | 5 | Boost converter and LED outputs enable bit. Set to 1 to enable the device. |  |  |  |  |  |
| PSEN | 4 | When 0, phase shifting is disabled. When 1, phase shifting is enabled. |  |  |  |  |  |
| ISET | 3:0 | Table 3. LED CURRENT SETTING (VALUES WITH RIREF $=49.9 \mathrm{k} \Omega$ ) |  |  |  |  |  |
|  |  | ISET3 | ISET2 | ISET1 | ISETO | Current Setting |  |
|  |  | 0 | 0 | 0 | 0 | 45 mA |  |
|  |  | 0 | 0 | 0 | 1 | 50 mA |  |
|  |  | 0 | 0 | 1 | 0 | 55 mA |  |
|  |  | 0 | 0 | 1 | 1 | 60 mA |  |
|  |  | 0 | 1 | 0 | 0 | 65 mA |  |
|  |  | 0 | 1 | 0 | 1 | 70 mA |  |
|  |  | 0 | 1 | 1 | 0 | 75 mA |  |
|  |  | 0 | 1 | 1 | 1 | 80 mA |  |
|  |  | 1 | 0 | 0 | 0 | 85 mA |  |
|  |  | 1 | 0 | 0 | 1 | 90 mA |  |
|  |  | 1 | 0 | 1 | 0 | 95 mA |  |
|  |  | 1 | 0 | 1 | 1 | 100mA* |  |
|  |  | 1 | 1 | 0 | 0 | 105 mA |  |
|  |  | 1 | 1 | 0 | 1 | 110 mA |  |
|  |  | 1 | 1 | 1 | 0 | 115 mA |  |
|  |  | 1 | 1 | 1 | 1 | 120 mA |  |
|  |  | *default value |  |  |  |  |  |

## IMODE ( $0 \times 03$ )

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | LoDIM4 | LoDIM3 | LoDIM2 | LoDIM1 | DIM_EXT | HDIM | HDIM_THR_1_0[1:0] |  |
| Reset | $0 \times 0$ | $0 \times 0$ | $0 \times 0$ | $0 \times 0$ | $0 b 1$ | $0 b 0$ | Ob00 |  |
| Access <br> Type | Read Only | Read Only | Read Only | Read Only | Write, Read | Write, Read | Write, Read |  |


| BITFIELD | BITS |  |
| :--- | :---: | :--- |
| LoDIM4 | 7 | When 1, indicates that channel 4 is in low-dim mode. |
| LoDIM3 | 6 | When 1, indicates that channel 3 is in low-dim mode. |
| LoDIM2 | 5 | When 1, indicates that channel 2 is in low-dim mode. |
| LoDIM1 | 4 | When 1, indicates that channel 1 is in low-dim mode. |
| DIM_EXT | 3 | When 1, dimming through the DIM pin is enabled. When 0, dimming is <br> controlled using the TON__registers. |
| HDIM | 2 | When 1, hybrid dimming is enabled. Default value is 0. |
| HDIM_THR_1_0 | $1: 0$ | Set hybrid-dimming threshold. Default value is $6.25 \%$ (00). |

## TON1H (0x04)

On-time setting for channel 1 with 50 ns resolution, high byte.

| BIT | 7 | 6 | 5 |  | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | TON1H[7:0] |  |  |  |  |  |  |  |  |
| Reset | Ob11111111 |  |  |  |  |  |  |  |  |
| Access Type | Write, Read |  |  |  |  |  |  |  |  |
| BITFIELD |  | BITS |  | DESCRIPTION |  |  |  |  |  |
| TON1H |  | 7:0 |  | High byte of 18-bit TON setting for channel 1. |  |  |  |  |  |

## TON1L (0x05)

On-time setting for channel 1 with 50ns resolution, middle byte.

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | TON1L[7:0] |  |  |  |  |  |  |  |
| Reset | Ob11111111 |  |  |  |  |  |  |  |
| Access Type | Write, Read |  |  |  |  |  |  |  |


| BITFIELD | BITS |  |
| :--- | :---: | :--- |
| TON1L | $7: 0$ | DESCRIPTION |

## TON2H (0x06)

On-time setting for channel 2 with 50 ns resolution2, high byte.

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | TON2H[7:0] |  |  |  |  |  |  |  |
| Reset | Ob11111111 |  |  |  |  |  |  |  |
| Access Type | Write, Read |  |  |  |  |  |  |  |


| BITFIELD | BITS | DESCRIPTION |
| :--- | :---: | :--- |
| TON2H | $7: 0$ | High byte of 18-bit TON setting for channel 2. |

## TON2L (0x07)

On-time setting for channel 2 with 50ns resolution, middle byte.

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | TON2L[7:0] |  |  |  |  |  |  |  |
| Reset | Ob11111111 |  |  |  |  |  |  |  |
| Access Type | Write, Read |  |  |  |  |  |  |  |


| BITFIELD | BITS | DESCRIPTION |
| :--- | :---: | :--- |
| TON2L | $7: 0$ | Middle byte of 18-bit TON setting for channel 2. |

## TON3H ( $0 \times 08$ )

On-time setting for channel 3 with 50 ns resolution, high byte.

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | TON3H[7:0] |  |  |  |  |  |  |  |
| Reset | Ob11111111 |  |  |  |  |  |  |  |
| Access Type | Write, Read |  |  |  |  |  |  |  |


| BITFIELD | BITS | DESCRIPTION |
| :--- | :---: | :--- |
| TON3H | $7: 0$ | High byte of 18-bit TONsetting for channel 3. |

## TON3L (0x09)

On-time setting for channel 3 with 50ns resolution, middle byte.

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | TON3L[7:0] |  |  |  |  |  |  |  |
| Reset | Ob11111111 |  |  |  |  |  |  |  |
| Access Type | Write, Read |  |  |  |  |  |  |  |


| BITFIELD | BITS |  |
| :--- | :---: | :--- |
| TON3L | $7: 0$ | DESCRIPTION |

## TON4H (0x0A)

On-time setting for channel 4 with 50 ns resolution, high byte.

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | TON4H[7:0] |  |  |  |  |  |  |  |
| Reset | Ob11111111 |  |  |  |  |  |  |  |
| Access Type | Write, Read |  |  |  |  |  |  |  |


| BITFIELD | BITS |  |
| :--- | :---: | :--- |
| TON4H | $7: 0$ | High byte of 18-bit TON setting for channel 4. |

## TON4L (0x0B)

On-time setting for channel 4 with 50 ns resolution, middle byte.

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | TON4L[7:0] |  |  |  |  |  |  |  |
| Reset | Ob11111111 |  |  |  |  |  |  |  |
| Access Type | Write, Read |  |  |  |  |  |  |  |


| BITFIELD | BITS | DESCRIPTION |
| :--- | :---: | :--- |
| TON4L | $7: 0$ | Middle byte of 18-bit TON setting for channel 4. |

## TON1-4LSB (0x0C)

LSBs of on-time setting for all channels with 50 ns resolution.

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | TON4LSB[1:0] | TON3LSB[1:0] | TON2LSB[1:0] | $\mathbf{0}$ |  |  |  |
| Reset | Ob11 | Ob11 | Ob11 | Ob11 |  |  |  |
| Access <br> Type | Write, Read | Write, Read | Write, Read | Write, Read |  |  |  |


| BITFIELD | BITS | DESCRIPTION |
| :--- | :---: | :--- |
| TON4LSB | $7: 6$ | 2 least significant bits of 18-bit TON setting for channel 4. |
| TON3LSB | $5: 4$ | 2 least significant bits of 18-bit TON setting for channel 3. |
| TON2LSB | $3: 2$ | 2 least significant bits of 18-bit TON setting for channel 2. |
| TON1LSB | $1: 0$ | 2 least significant bits of 18-bit TON setting for channel 1. |

SETTING ( $0 \times 12$ )

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | ILIM | FPWM[2:0] |  |  | SS_OFF | SSL | SLDET[1:0] |  |
| Reset | $0 \times 0$ |  | Ob001 | $0 b 0$ | $0 b 0$ | $0 b 11$ |  |  |
| Access <br> Type | Write, Read | Write, Read | Write, Read | Write, Read | Write, Read |  |  |  |


| BITFIELD | BITS | DESCRIPTION |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ILIM | 7 | This bit sets the current limit in low-voltage operating mode. When zero the current limit is increased to 600 mV , when 1 the current limit becomes 820 mV . |  |  |  |
|  |  | These bits set the PWM frequency in internal PWM mode. |  |  |  |
|  |  | FPWM2 | FPWM1 | FPWM0 | PWM FREQUENCY (Hz) |
|  |  | 0 | 0 | 0 | 153 |
|  |  | 0 | 0 | 1 | 203 |
|  |  | 0 | 1 | 0 | 305 |
| FPWM | 6:4 | 0 | 1 | 1 | 610 |
|  |  | 1 | 0 | 0 | 980 |
|  |  | 1 | 0 | 1 | 1220 |
|  |  | 1 | 1 | 0 | 1401 |
|  |  | 1 | 1 | 1 | 1634 |
| SS_OFF | 3 | When 1 , spread-spectrum switching is disabled. Default value is 0 . |  |  |  |

## Automotive Low Input Voltage $\mathrm{I}^{2} \mathrm{C}$ 4-Channel 150mA Backlight Driver

| BITFIELD | BITS | DESCRIPTION |  |  |
| :---: | :---: | :---: | :---: | :---: |
| SSL | 2 | When spread spectrum is enabled, the SSL bit chooses the amount of spread: When 0 , the spread is nominally $\pm 6 \%$, and when 1 , the spread is $\pm 3 \%$. |  |  |
| SLDET | 1:0 | SLDET1 | SLDET0 | SETTING |
|  |  | 0 | 0 | Disabled |
|  |  | 0 | 1 | 3V |
|  |  | 1 | 0 | 6 V |
|  |  | 1 | 1 | 8 V |
|  |  | Shorted-LED-Threshold Settings |  |  |

## DISABLE ( $0 \times 13$ )

Channel-disable bits.

| BIT | 7 | 6 | 5 |  | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | UV_SEL | FAST_SS | CP_DIS |  | - | DIS4 | DIS3 | DIS2 | DIS1 |
| Reset | 0x0 | 0x0 | 0x0 |  | - | Ob0 | Ob0 | Ob0 | Ob0 |
| Access Type | Write, Read | Write, Read | Write, Read |  | - | Write, Read | Write, Read | Write, Read | Write, Read |
| BITFIELD |  | BITS |  | DESCRIPTION |  |  |  |  |  |
| UV_SEL |  | 7 |  | Selects IN undervoltage lockout level. Set to 1 to set the lower option. |  |  |  |  |  |
| FAST_SS |  | 6 |  | Selects slow or fast boost soft-start. Set to 1 for fast soft-start. |  |  |  |  |  |
| CP_DIS |  | 5 |  | When 1 this bit disables the internal charge pump which drives the NGATE pin. Set to 1 when an external series switch is not used. The setting of CP_DIS should not be changed during device operation as it will cause the device to latch off. |  |  |  |  |  |
| DIS4 |  | 3 |  | Set this bit to 1 to disable OUT4. This must be done before ENA is written to 1. |  |  |  |  |  |
| DIS3 |  | 2 |  | Set this bit to 1 to disable OUT3. This must be done before ENA is written to 1. |  |  |  |  |  |
| DIS2 |  | 1 |  | Set this bit to 1 to disable OUT2. This must be done before ENA is written to 1. |  |  |  |  |  |
| DIS1 |  | 0 |  | Set this bit to 1 to disable OUT1. This must be done before ENA is written to 1. |  |  |  |  |  |

## BSTMON ( $0 \times 14$ )



## IOUT1 (0x15)

OUT1 current readback.

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | IOUT1[7:0] |  |  |  |  |  |  |  |
| Reset | 0x00 |  |  |  |  |  |  |  |
| Access Type | Read Only |  |  |  |  |  |  |  |


| BITFIELD | BITS | DESCRIPTION |
| :---: | :---: | :--- |
| IOUT1 | $7: 0$ | OUT1 output current. Full scale is 128.8 mA or 159.4 mA, depending on the <br> IREF resistor value. |

## IOUT2 (0x16)

OUT2 current readback.

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | IOUT2[7:0] |  |  |  |  |  |  |  |
| Reset | 0x00 |  |  |  |  |  |  |  |
| Access Type | Read Only |  |  |  |  |  |  |  |


| BITFIELD | BITS | DESCRIPTION |
| :---: | :---: | :--- |
| IOUT2 | $7: 0$ | OUT2 output current, Full scale is 128.8 mA or 159.4 mA, depending on the <br> IREF resistor value. |

IOUT3 ( $0 \times 17$ )
OUT3 current readback.

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | IOUT3[7:0] |  |  |  |  |  |  |  |
| Reset | $0 \times 00$ |  |  |  |  |  |  |  |
| Access Type | Read Only |  |  |  |  |  |  |  |


| BITFIELD | BITS | DESCRIPTION |
| :---: | :---: | :--- |
| IOUT3 | $7: 0$ | OUT3 output current. Full scale is 128.8 mA or 159.4 mA, depending on the <br> IREF resistor value. |

IOUT4 (0x18)
OUT4 current readback.

| BIT | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | IOUT4[7:0] |  |  |  |  |  |  |  |
| Reset | $0 \times 00$ |  |  |  |  |  |  |  |
| Access Type | Read Only |  |  |  |  |  |  |  |


| BITFIELD | BITS | DESCRIPTION |
| :--- | :---: | :--- |
| IOUT4 | $7: 0$ | OUT4 output current. Full scale is 128.8 mA or 159.4mA, depending on the <br> IREF resistor value. |

OPEN ( $0 \times 1 \mathrm{~B}$ )
Open-string diagnostics.

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | - | - | - | - | OUT4O | OUT3O | OUT2O | OUT1O |
| Reset | - | - | - | - | Ob0 | Ob0 | Ob0 | Ob0 |
| Access <br> Type | - | - | - | - | Read Only | Read Only | Read Only | Read Only |


| BITFIELD | BITS |  |
| :--- | :---: | :--- |
| OUT4O | 3 | If 1, an open has been detected on channel 4. |
| OUT3O | 2 | If 1, an open has been detected on channel 3. |
| OUT2O | 1 | If 1, an open has been detected on channel 2. |
| OUT1O | 0 | If 1, an open has been detected on channel 1. |

## SHORTGND ( $0 \times 1 \mathrm{C}$ )

Short-to-ground diagnostics.

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | - | - | - | - | OUT4SG | OUT3SG | OUT2SG | OUT1SG |
| Reset | - | - | - | - | $0 \times 0 b 0$ | $0 \times 0 b 0$ | $0 \times 0 b 0$ | $0 \times 0 b 0$ |
| Access <br> Type | - | - | - | - | Read Only | Read Only | Read Only | Read Only |
| BITFIELD BITS  DESCRIPTION <br> OUT4SG 3 If 1, a short-to-ground has been detected on channel 4 at startup.  <br> OUT3SG 2 If 1, a short-to-ground has been detected on channel 3 at startup.  <br> OUT2SG 1 If 1, a short-to-ground has been detected on channel 2 at startup.  <br> OUT1SG If 1, a short-to-ground has been detected on channel 1 at startup.   |  |  |  |  |  |  |  |  |

## SHORTED LED (0x1D)

Shorted-LED diagnostics,

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | - | - | - | - | OUT4SL | OUT3SL | OUT2SL | OUT1SL |
| Reset | - | - | - | - | $0 b 0$ | $0 b 0$ | $0 b 0$ | $0 b 0$ |
| Access <br> Type | - | - | - | - | Read Only | Read Only | Read Only | Read Only |


| BITFIELD | BITS | DESCRIPTION |
| :--- | :---: | :--- |
| OUT4SL | 3 | If 1, a shorted-LED condition has been detected on channel 4. |
| OUT3SL | 2 | If 1, a shorted-LED condition has been detected on channel 3. |
| OUT2SL | 1 | If 1, a shorted-LED condition has been detected on channel 2. |
| OUT1SL | 0 | If 1, a shorted-LED condition has been detected on channel 1. |

## MASK ( $0 \times 1 \mathrm{E}$ )

Mask register for the FLTB pin.

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | - | - | - | BSTUVMAS <br> K | OMASK | SGMASK | OTWMASK | SLMASK |
| Reset | - | - | - | $0 b 0$ | $0 b 0$ | $0 b 0$ | Ob0 | Ob0 |
| Access <br> Type | - | - | - | Write, Read | Write, Read | Write, Read | Write, Read | Write, Read |


| BITFIELD | BITS | DESCRIPTION |
| :--- | :---: | :--- |
| BSTUVMASK | 4 | When 1, a boost fault (undervoltage or overvoltage) does not cause the FLTB <br> pin to assert low. |
| OMASK | 3 | When 1, an open-LED fault does not cause the FLTB pin to assert low. |
| SGMASK | 2 | When 1, a short-to-ground LED fault does not cause the FLTB pin to assert <br> low. |
| OTWMASK | 1 | When 1, an overtemperature warning does not cause the FLTB pin to assert <br> low. |
| SLMASK | 0 | When 1, a shorted-LED fault does not cause the FLTB pin to assert low. |

## DIAG (0x1F)

Boost state, overtemperature-warning/shutdown diagnostics.

| BIT | $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Field | - | - | IREFOOR | BSTUV | BSTOV | HW_RST | OTW | OT |
| Reset | - | - | $0 b 0$ | $0 b 0$ | $0 b 0$ | $0 b 1$ | $0 \times 0 b 0$ | Ob0 |
| Access <br> Type | - | - | Read Only | Read Only | Read Only | Read Only | Read Only | Read Only |


| BITFIELD | BITS | DESCRIPTION |
| :--- | :---: | :--- |
| IREFOOR | 5 | When 1, this bit indicates that the IREF current is out of range. This is <br> probably due to an incorrect resistor value on IREF. In this condition, the IC <br> stops operation. |
| BSTUV | 4 | If 1, an undervoltage has been detected on the boost output and the boost <br> was disabled. |
| BSTOV | 3 | If 1, the boost converter is at its overvoltage limit. |
| HW_RST | 2 | If 1, the device has just emerged from a hardware reset (power-up). This bit is <br> reset after the first read from this register. |
| OTW | 1 | If 1, the junction temperature of the device is over $125^{\circ} \mathrm{C}$. |
| OT | 0 | If 1, the junction temperature of the device exceeded $165^{\circ} \mathrm{C}$ and the device <br> was shut down. |

## Applications Information

## DC-DC Converter

Three different converter topologies are possible with the DC-DC converter in the MAX25014 that have the groundreferenced outputs necessary to use the constant-current sink drivers. If the LED string forward voltage is always greater than the input supply voltage range, use the boost-converter topology. If the LED string forward voltage falls within the supply voltage range, use a buck-boost converter topology. The possible buck-boost topologies are SEPIC or a coupledinductor buck-boost topology. The latter is basically a flyback converter with 1:1 turns ratio. 1:1-coupled inductors are available with tight coupling suitable for this application.
The boost-converter topology provides the highest efficiency among the above-mentioned topologies. The coupledinductor topology has the advantage of not using a coupling capacitor, but does require tightly coupled windings to avoid additional snubber components. The SEPIC configuration requires two inductors (or a coupled inductor) and a coupling capacitor. Furthermore, the feedback-loop compensation for SEPIC becomes complex if the coupling capacitor is not large enough.

## Power-Circuit Design

First, select a converter topology based on the factors listed in the DC-DC Converter section. Determine the required input supply voltage range, the maximum voltage needed to drive the LED strings, including the minimum 0.85 V across the constant LED current sink ( $\mathrm{V}_{\mathrm{LED}}$ ), and the total output current needed to drive the LED strings (l $\mathrm{l}_{\mathrm{LED}}$ ), as shown below in Equation 8.

## Equation 8:

$$
I_{\text {LED }}=I_{\text {STRING }} \times N_{\text {STRING }}
$$

where ISTRING is the current per string and NSTRING is the number of strings used.
Next, calculate the maximum duty cycle ( $\mathrm{D}_{\mathrm{MAX}}$ ) using one of the equations below, depending on the configuration.

## Equation 9 (for the boost configuration):

$$
D_{\mathrm{MAX}}=\frac{\left(v_{\mathrm{LED}}+v_{D 1}-v_{\mathrm{IN}, \mathrm{MIN}}\right)}{\left(v_{\mathrm{LED}}+v_{D 1}-v_{\mathrm{DS}}-0.3\right)}
$$

## Equation 10 (for SEPIC and coupled-inductor buck-boost configurations):

$$
D_{\mathrm{MAX}}=\frac{v_{\mathrm{LED}}+v_{D 1}}{\left(v_{\mathrm{IN} \_\mathrm{MIN}}-v_{\mathrm{DS}}-0.3+v_{\mathrm{LED}}+v_{D 1}\right)}
$$

where:

- $\mathrm{V}_{\mathrm{D} 1}=$ Forward drop of the rectifier diode in volts (approximately 0.6 V )
- $\mathrm{V}_{\text {IN_MIN }}=$ Minimum input supply voltage
- $V_{D} \bar{S}=$ Drain-to-source voltage of the external MOSFET when it is on

Select the switching frequency ( $\mathrm{f}_{\mathrm{SW}}$ ) depending on space, noise, and efficiency constraints.

## Boost and Coupled-Inductor Configurations

In all three converter configurations, the average inductor current varies with the input voltage; the maximum average current occurs at the lowest input voltage. For the boost converter, the average inductor current is equal to the input current. Select the maximum peak-to-peak ripple on the inductor current ( $\Delta \mathrm{IL}$ ). The recommended maximum peak-topeak ripple is $60 \%$ of the average inductor current, but lower and higher values of ripple are also acceptable.
Use the following equations to calculate the maximum average inductor current ( $\mathrm{IL}_{\mathrm{AVG}}$ ) and peak inductor current ( $\mathrm{l}_{\mathrm{LP}}$ ) in amperes.
Equation 11:

## MAX25014

## Automotive Low Input Voltage ${ }^{2}{ }^{2} \mathrm{C}$ 4-Channel 150mA Backlight Driver

$$
\mathrm{I}_{\mathrm{AVG}}=\frac{\mathrm{I}_{\mathrm{LED}}}{\left(1-D_{\mathrm{MAX}}\right)}
$$

Allowing the peak-to-peak inductor ripple ( $\Delta \mathrm{IL}$ ) to be $\pm 30 \%$ of the average inductor current:
Equations 12:

$$
\begin{gathered}
\Delta \mathrm{IL}=\mathrm{IL}_{\mathrm{AVG}} \times 0.3 \times 2 \\
\text { and: } \\
\mathrm{IL}_{P}=\mathrm{IL}_{\mathrm{AVG}}+\frac{\Delta \mathrm{LL}}{2}
\end{gathered}
$$

Calculate the minimum inductance value ( $\mathrm{L}_{\text {MIN }}$ ), in henries $(\mathrm{H})$, with the inductor current ripple set to the maximum value:

## Equation 13:

$$
L_{\mathrm{MIN}}=\frac{\left(v_{\mathrm{IN} \_M I N}-v_{\mathrm{DS}}-0.3\right) \times D_{\mathrm{MAX}}}{f_{\mathrm{SW}} \times \Delta \mathrm{LL}}
$$

Choose an inductor with a minimum inductance greater than the calculated $\mathrm{L}_{\text {MIN }}$ and current rating greater than ILP. The recommended saturation current limit of the selected inductor is $10 \%$ higher than the inductor peak current for boost configuration. For the coupled-inductor, the saturation limit of the inductor with only one winding conducting should be $10 \%$ higher than ILP.

## SEPIC Configuration

Power-circuit design for the SEPIC configuration is very similar to a conventional design with the output voltage referenced to the input supply voltage. For SEPIC, the output is referenced to ground and the inductor is split into two parts. One of the inductors (L2) takes LED current as the average current, and the other (L1) takes input current as the average current.
Use the following equations to calculate the average inductor currents ( $\mathrm{IL} 1_{\mathrm{AVG}}, \mathrm{IL} 2_{\mathrm{AVG}}$ ) and peak inductor currents (IL1p, IL2p) in amperes.

## Equation 14:

$$
I_{\mathrm{L} 1 \mathrm{AVG}}=\frac{I_{\mathrm{LED}} \times D_{\mathrm{MAX}} \times 1.1}{1-D_{\mathrm{MAX}}}
$$

The factor 1.1 provides a margin of $10 \%$ to account for the converter losses.
Equation 15:

$$
\mathrm{IL} 2_{\mathrm{AVG}}=\mathrm{I}_{\mathrm{LED}}
$$

Assuming the peak-to-peak inductor ripple $\Delta \mathrm{IL}$ is $\pm 30 \%$ of the average inductor current.

## Equations 16:

$$
\begin{gathered}
\Delta \mathrm{IL} 1=\mathrm{IL} 1_{\mathrm{AVG}} \times 0.3 \times 2 \\
\text { and: } \\
\mathrm{IL} 1_{P}=\mathrm{IL} 1_{\mathrm{AVG}}+\frac{\Delta \mathrm{LL} 1}{2} \\
\text { and: } \\
\Delta \mathrm{IL} 2=\mathrm{IL} 2_{\mathrm{AVG}} \times 0.3 \times 2 \\
\text { and: } \\
\mathrm{IL} 2_{P}=\mathrm{IL} 2_{\mathrm{AVG}}+\frac{\Delta \mathrm{LL} 2}{2}
\end{gathered}
$$

Calculate the minimum inductance values ( $\mathrm{L}_{1}$ MIN and $\mathrm{L} 2_{\mathrm{MIN}}$ ) in henries with the inductor current ripple set to the values previously calculated.

## Equations 17:

$$
\begin{aligned}
& L 1_{\mathrm{MIN}}=\frac{\left(v_{\mathrm{IN} \_\mathrm{MIN}}-v_{\mathrm{DS}}-0.3\right) \times D_{\mathrm{MAX}}}{f_{\mathrm{SW}} \times \Delta \mathrm{IL} 1} \\
& L 2_{\mathrm{MIN}}=\frac{\left(v_{\mathrm{IN}, \mathrm{MIN}}-v_{\mathrm{DS}}-0.3\right) \times D_{\mathrm{MAX}}}{f_{\mathrm{SW}} \times \Delta \mathrm{IL} 2}
\end{aligned}
$$

Choose inductors with a minimum inductance greater than the calculated $\mathrm{L} 1_{\mathrm{MIN}}$ and $\mathrm{L} 2_{\mathrm{MIN}}$, and current rating greater than IL1p and IL2p, respectively. The recommended saturation current limit of the selected inductor is $10 \%$ higher than the inductor peak current.

To simplify further calculations, consider L1 and L2 as a single inductor with L1 and L2 connected in parallel. The combined inductance value and current is calculated as shown below.

## Equations 18:

$$
\begin{gathered}
L=\frac{L 1 \times L 2}{L 1+L 2} \\
\text { and: } \\
\mathrm{IL}_{\mathrm{AVG}}=\mathrm{IL} 1_{\mathrm{AVG}}+\mathrm{IL} 2_{\mathrm{AVG}}
\end{gathered}
$$

where ILAVG represents the total average current through both the inductors in the SEPIC configuration. Use these values in the calculations in the following sections.
Select coupling-capacitor $C_{S}$ so peak-to-peak ripple on it is less than $2 \%$ of the minimum input supply voltage. This ensures that the second-order effects created by the series-resonant circuit comprising L1, $\mathrm{C}_{\mathrm{S}}$, and L2 do not affect the normal operation of the converter. Use the following equation to calculate the minimum value of $\mathrm{C}_{\mathrm{s}}$.

## Equation 19:

$$
C_{S}=\frac{l_{\mathrm{LED}} \times D_{\mathrm{MAX}}}{V_{\mathrm{IN} \_\mathrm{MIN}} \times 0.02 \times f_{\mathrm{SW}}}
$$

where:

- $\mathrm{C}_{\mathrm{S}}=$ Minimum value of the coupling capacitor in farads
- $0.02=2 \%$ ripple factor


## Slope Compensation and Current-Sense Resistor

The IC generates a current ramp for slope compensation. This ramp current is synchronized with the switching frequency and starts from zero at the beginning of every clock cycle, rising linearly to reach $50 \mu \mathrm{~A}$ at the end of the clock cycle. The slope-compensating resistor ( $\mathrm{R}_{\mathrm{SC}}$ ) is connected between the CS input and the source of the external switching MOSFET. This adds a programmable ramp voltage to the CS input voltage to provide slope compensation.
Use one of the following equations to calculate the value of RSC.

## Equation 20 (for the boost configuration):

$$
R_{\mathrm{SC}}=\frac{\left(V_{\mathrm{LED}}-2 \times V_{\mathrm{IN}} \mathrm{MIN}\right) \times R_{\mathrm{CS}} \times 3}{L_{\mathrm{MIN}} \times 50 \mu \mathrm{~A} \times f_{\mathrm{SW}} \times 4}
$$

## Equation 21 (for SEPIC and coupled-inductor configurations):

$$
R_{\mathrm{SC}}=\frac{\left(V_{\mathrm{LED}}-V_{\mathrm{IN}} \mathrm{MIN}\right) \times R_{\mathrm{CS}} \times 3}{L_{\mathrm{MIN}} \times 50 \mu \mathrm{~A} \times f_{\mathrm{SW}} \times 4}
$$

where:

- $V_{\text {LED }}$ and VIN_MIN are in volts
- RSC and RCS are in $\Omega$
- $\mathrm{L}_{\text {MIN }}$ is in henries
- $\mathrm{f}_{\mathrm{SW}}$ is in hertz

The value of the switch current-sense resistor ( $\mathrm{R}_{\mathrm{CS}}$ ) can be calculated as shown below.
Equation 22 (for the boost configuration):

$$
R_{\mathrm{CS}}=\frac{4 \times \mathrm{L}_{\text {MIN }} \times f_{\text {SW }} \times 0.385 \times 0.9}{\mathrm{LLP}^{\times 4 \times L_{\mathrm{MIN}^{\prime}} \times f_{\text {SW }}+D_{\text {MAX }} \times\left(V_{\text {LED }}-2 \times V_{\text {IN_MIN }}\right) \times 3}}
$$

Equation 23: (for SEPIC and coupled-inductor configurations):
where 0.385 is the minimum value of the peak current-sense threshold. The current-sense threshold also includes the slope-compensation component. The minimum current-sense threshold of 0.385 is multiplied by 0.9 to take tolerances into account.

## Output Capacitor Selection

For all three converter topologies, the output capacitor supplies the load current when the main switch is on. The function of the output capacitor is to reduce the converter output ripple to acceptable levels. The entire output-voltage ripple appears across the constant-current sink outputs because the LED-string voltages are stable due to the constant current. For the MAX25014, limit peak-to-peak output-voltage ripple to 200 mV to get stable output current.
The ESR, ESL, and bulk capacitance of the output capacitor contribute to the output ripple. In most applications, using low-ESR ceramic capacitors can dramatically reduce the output ESR and ESL effects. To reduce the ESR and ESL effects, connect multiple ceramic capacitors in parallel to achieve the required bulk capacitance. To minimize audible noise during PWM dimming, the amount of ceramic capacitors on the output is usually minimized. In this case, an additional electrolytic or aluminum organic polymer capacitor can provide most of the bulk capacitance.

## External Switching-MOSFET Selection

The external switching MOSFET should have a voltage rating sufficient to withstand the maximum boost output voltage, together with the rectifier diode drop and any possible overshoot due to ringing caused by parasitic inductance and capacitance. The recommended MOSFET VDS voltage rating is $30 \%$ higher than the sum of the maximum output voltage and the rectifier diode drop.
The continuous-drain current rating of the MOSFET (ID), when the case temperature is at the maximum operating ambient temperature, should be greater than that calculated below,

## Equation 24:

$$
\mathrm{ID}_{\mathrm{RMS}}=\left(\sqrt{\mathrm{I}_{\mathrm{AVG}}}{ }^{2} \times \mathrm{D}_{\mathrm{MAX}}\right) \times 1.3
$$

The MOSFET dissipates power due to both switching losses and conduction losses. Use the following equation to calculate the conduction losses in the MOSFET

## Equation 25:

$$
P_{\mathrm{COND}}=\mathrm{IL}^{2} \mathrm{AVG} \times D_{\mathrm{MAX}} \times R_{\mathrm{DS}(\mathrm{ON})}
$$

where $R_{D S(O N)}$ is the on-state drain-to-source resistance of the MOSFET. Use the following equation to calculate the switching losses in the MOSFET.

## Equation 26:

$$
P_{\mathrm{SW}}=\frac{\mathrm{IL}_{\mathrm{AVG}} \times V_{\mathrm{LED}}^{2} \times \mathrm{C}_{\mathrm{GD}} \times f_{\mathrm{SW}}}{2} \times\left(\frac{1}{I_{\mathrm{GON}}}+\frac{1}{l_{\mathrm{GOFF}}}\right)
$$

where IGON and IGOFF are the gate currents of the MOSFET in amperes when it is turned on and turned off, respectively. $\mathrm{C}_{\mathrm{GD}}$ is the gate-to-drain MOSFET capacitance in farads.

## Rectifier Diode Selection

Using a Schottky rectifier diode produces less forward drop and puts the least burden on the MOSFET during reverse recovery. A diode with considerable reverse-recovery time increases the MOSFET switching loss. Select a Schottky diode with a voltage rating $20 \%$ higher than the maximum boost-converter output voltage and current rating greater than that shown below.

## Equation 27:

$\mathrm{IL}_{\mathrm{AVG}} \times\left(1-D_{\mathrm{MAX}}\right) \times 1.2$

## Feedback Compensation

During normal operation, the feedback control loop regulates the minimum OUT_ voltage to fall within the window comparator limits of 0.78 V and 1.03 V when LED string currents are enabled during PWM dimming. When LED currents are off during PWM dimming, the control loop turns off the converter and stores the previous boost output-voltage value for use during the next on cycle.
The switching converter small-signal-transfer function has a right-half plane (RHP) zero in the boost configuration if the inductor current is in continuous-conduction mode. The RHP zero adds a $20 \mathrm{~dB} / \mathrm{decade}$ gain together with a $90^{\circ}$ phase lag, which is difficult to compensate.
Equation 28: (worst-case RHP zero frequency (fZRHP) is calculated using):

$$
f_{\mathrm{ZRHP}}=\frac{v_{\mathrm{LED}} \times\left(1-D_{\mathrm{MAX}}\right)^{2}}{2 \times \pi \times L \times /_{\mathrm{LED}}}
$$

## Equation 29: (for the SEPIC and coupled-inductor configurations):

$$
f_{\mathrm{ZRHP}}=\frac{v_{\mathrm{LED}} \times\left(1-D_{\mathrm{MAX}}\right)^{2}}{2 \times \pi \times L \times /_{\mathrm{LED}} \times D_{\mathrm{MAX}}}
$$

The standard way to avoid this zero is to roll off the loop gain to 0 dB at a frequency of less than $1 / 5$ of the RHP zero frequency with a $-20 \mathrm{~dB} / \mathrm{decade}$ slope.
The switching converter small-signal transfer function also has an output pole. The effective output impedance, together with the output filter capacitance, determines the output pole frequency ( $\mathrm{f}_{\mathrm{P} 1}$ ) that is calculated for the boost configuration, as shown in the following equation.

## Equation 30:

$$
f_{P 1}=\frac{l_{\mathrm{LED}}}{\pi \times V_{\mathrm{LED}} \times C_{\mathrm{OUT}}}
$$

Equation 31: (for SEPIC and coupled-inductor use this formula:

$$
f_{P 1}=\frac{l_{\mathrm{LED}} \times D_{\mathrm{MAX}}}{\pi \times V_{\mathrm{LED}} \times C_{\mathrm{OUT}}}
$$

Compensation components $\mathrm{R}_{\text {COMP }}$ and $\mathrm{C}_{\text {COMP }}$ perform two functions. $\mathrm{C}_{\text {COMP }}$ introduces a low-frequency pole that presents a -20dB/decade slope to the loop gain. RCOMP flattens the gain of the error amplifier for frequencies above the zero formed by $R_{\text {COMP }}$ and $C_{C O M P}$. For compensation, this zero is placed at $f_{P 1}$ to provide a $-20 \mathrm{~dB} /$ decade slope for frequencies above $f_{P 1}$ to the combined modulator and compensator response.
The value of $R_{\text {COMP }}$ needed to fix the total loop gain at $f_{P 1}$ so the total loop gain crosses 0 dB with $-20 \mathrm{~dB} /$ decade slope at $1 / 5$ the RHP zero frequency, is calculated for the boost configuration below.

## Equation 32:

$$
R_{\mathrm{COMP}}=\frac{f_{\mathrm{ZRHP}} \times R_{\mathrm{CS}} \times /_{\mathrm{LED}} \times A_{\mathrm{OVP}}}{5 \times f_{P 1} \times \mathrm{GM}_{\mathrm{COMP}} \times V_{\mathrm{LED}} \times\left(1-D_{\mathrm{MAX}}\right)}
$$

Equation 33: (for SEPIC and coupled-inductor buck-boost configurations):

$$
R_{\mathrm{COMP}}=\frac{f_{\mathrm{ZRHP}} \times R_{\mathrm{CS}} \times /_{\mathrm{LED}} \times A_{\mathrm{OVP}} \times D_{\mathrm{MAX}}}{5 \times f_{\mathrm{P} 1} \times \mathrm{GM}_{\mathrm{COMP}} \times v_{\mathrm{LED}} \times\left(1-D_{\mathrm{MAX}}\right)}
$$

where:

- $\mathrm{R}_{\text {COMP }}=$ Compensation resistor in $\Omega$
- $\mathrm{A}_{\mathrm{OVP}}=\mathrm{BSTMON}$ resistor-divider gain (a value >> 1 )
- $\mathrm{R}_{\mathrm{CS}}=$ Current-sense resistor in $\Omega$
- $\mathrm{GM}_{\mathrm{COMP}}=$ Transconductance of the error amplifier $(600 \mu \mathrm{~S})$

The value of $\mathrm{C}_{\text {COMP }}$ is calculated as shown below.

## Equation 34:

$$
C_{\mathrm{COMP}}=\frac{1}{2 \times \pi \times f_{\mathrm{Z1}} \times R_{\mathrm{COMP}}}
$$

where $\mathrm{f}_{\mathrm{Z} 1}$ is the compensation zero placed at $1 / 5$ the crossover frequency, which is, in turn, set at $1 / 5$ the $\mathrm{f}_{\mathrm{ZRHP}}$. If the output capacitors do not have low ESR, the ESR zero frequency could fall below the 0 dB crossover frequency. An additional pole may be required to cancel out this zero placed at the same frequency. This can be added by connecting a capacitor from the COMP pin directly to GND with a value shown below.
Equation 35:

$$
C_{\mathrm{PAR}}=\mathrm{GM}_{\mathrm{COMP}} \times R_{\mathrm{ESR}} \times \mathrm{C}_{\mathrm{OUT}}
$$

where $R_{E S R}$ is the capacitor $E S R$ value and $C_{O U T}$ is the output-capacitor value.

## External Disconnect-MOSFET Selection

An external nMOSFET can be used to disconnect the boost output from the battery in the event of an output overload or short condition. In the case of the SEPIC or buck-boost, this protection is not necessary so there is no need for the nMOSFET. Leave the NGATE pin unconnected when an external nMOSFET is not used and set the CP_DIS bit to 1 . If it is necessary to have output-short protection for the boost even at power-up, then the current through the nMOSFET (refer to the MAX25014EVKIT for a reference circuit) has to be sensed. Once the current-sense voltage exceeds a certain threshold, it should limit the input current to the programmed threshold. This threshold should be set at a sufficiently high level so it never trips at startup or under normal operating conditions. Check the safe operating area (SOA) of the nMOSFET so the current-limit-trip threshold and voltage on the MOSFET do not exceed the limits of the SOA curve of the nMOSFET at the highest operating temperature.
Ensure that the maximum value of the nMOSFET gate threshold voltage is lower than 4 V for reliable operation.

## VOUT to OUT_Bleed Resistors

The OUT_ pins have a leakage specification of $15 \mu \mathrm{~A}$ ( $\max$ ) in cases where all OUT_ pins are shorted to 48 V (see IOUTLEAK in the Electrical Characteristics table). This leakage current is dependent on the OUT_ voltage and is higher at higher voltages. Therefore, in cases where large numbers of LEDs are connected in series, a $\overline{1} 00 \mathrm{k} \Omega$ (or larger) bleed resistor can be placed in parallel with the LED string to prevent the OUT_ leakage current from very dimly turning on the LEDs, even when the DIM signal is low (see resistors R8-R11 in the Typical Application Circuit).

## Thermal Considerations

The on-chip power dissipation of the MAX25014 comprises three main factors:

1. Current-sink power loss: $1.1 \mathrm{~V} \times \mathrm{I}_{\text {LED }}$
2. Device operating current power loss: $\mathrm{V}_{\mathrm{IN}} \times 11 \mathrm{~mA}$
3. Gate-drive current for the external MOSFET: $\mathrm{V}_{\mathbb{I N}} \times Q_{\mathrm{gd}} \times f \mathrm{fSW}$, where $\mathrm{Q}_{\mathrm{gd}}$ is the total gate charge of the selected MOSFET and fsw is the switching frequency.
Calculate the total power dissipation by adding the two values calculated above. The junction temperature at the maximum ambient temperature can then be calculated as follows.
Equation 37:

$$
T_{J}=T_{A}+P_{\mathrm{TOT}} \times \theta_{\mathrm{JA}}
$$

where $T_{A}$ is the ambient temperature and $\theta_{J A}$ is the junction-to-ambient thermal resistance of the package $\left(36^{\circ} \mathrm{C} / \mathrm{W}\right.$ on a four-layer board). Ensure that the junction temperature does not exceed $150^{\circ} \mathrm{C}$.
As an example, consider an application with an operating voltage of 14 V and a total output current of 600 mA . The selected MOSFET has a total gate charge of 5 nC and the switching frequency is 400 kHz . The total power dissipation is shown in the following equation.

## Equation 38:

$$
P_{\mathrm{TOT}}=1.1 \times 0.4+14 \times 0.011+14 \times 5 \mathrm{nC} \times 400000=0.622 \mathrm{~W}
$$

The maximum junction temperature at an ambient temperature of $85^{\circ} \mathrm{C}$ is shown in the following equation.

## Equation 39:

$$
T_{J}=85+0.622 \times 36=107^{\circ} \mathrm{C}
$$

## PCB Layout Considerations

LED driver circuits based on the MAX25014 use a high-frequency switching converter to generate the voltage for LED strings. Take proper care while laying out the circuit to ensure correct operation. The switching-converter portion of the circuit has nodes with very fast voltage changes that could lead to undesirable effects on the sensitive parts of the circuit. Follow the guidelines below to reduce noise as much as possible:

- Connect the IREF resistor to the IREF pin using the shortest possible trace to avoid noise pickup.
- Connect the bypass capacitor on $\mathrm{V}_{\mathrm{CC}}$ as close as possible to the device and connect the capacitor ground to the analog ground plane using vias close to the capacitor terminal. Connect the GND of the device to the analog ground plane using a via placed close to GND. Lay the analog ground plane on the inner layer, preferably next to the top layer. Use the analog ground plane to cover the entire area under critical signal components for the power converter.
- Have a power-ground plane for the switching-converter power circuit under the power components (i.e., input filter capacitor, output filter capacitor, inductor, MOSFET, rectifier diode, and current-sense resistor). Connect PGND to the power-ground plane closest to PGND. Connect all other ground connections to the power ground plane using vias placed close to the terminals.
- There are two loops in the power circuit that carry high-frequency switching currents. One loop is when the MOSFET is on (from the input filter capacitor positive terminal, through the inductor, the internal MOSFET and the currentsense resistor, to the input capacitor negative terminal). The other loop is when the MOSFET is off (from the input capacitor positive terminal, through the inductor, the rectifier diode, output filter capacitor, to the input capacitor negative terminal). Analyze these two loops and make the loop areas as small as possible. Wherever possible, have a return path on the power ground plane for the switching currents on the top layer copper traces, or through power components. This reduces the loop area considerably and provides a low-inductance path for the switching currents. Reducing the loop area also reduces radiation during switching.
- Connect the power-ground plane for the constant-current LED-driver portion of the circuit to LEDGND as close as possible to the device. Connect GND to PGND at the same point.
- Add a small bypass capacitor ( 22 pF to 47 pF ) to the BSTMON input. Place the capacitor as close as possible to the pin to suppress high-frequency noise.
- Boost output voltage for the LED strings should be taken directly from the output capacitors and not from the boost diode anode.
- Input and output capacitors need good grounding with wide traces and multiple vias to the ground plane.
- See Figure 4 for a symbolic sample layout of the power section.


## MAX25014 <br> Automotive Low Input Voltage ${ }^{2}{ }^{2} \mathrm{C}$ 4-Channel 150mA Backlight Driver

## Sample Layout



Figure 4. Sample Layout

## Typical Application Circuits

MAX25014 Applications Circuit


## Ordering Information

| PART NUMBER | TEMPERATURE RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX25014ATG/V + | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 24 TQFN-EP* |
| MAX25014ATG/VY + | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 24 SWTQFN-EP* |

List all notes at the end of the table on each page if the table runs onto more than one page:
+Denotes a lead(Pb)-free/RoHS-compliant package.
$N$ denotes an automotive qualified part.
$Y=$ Side-wettable package.
*EP = Exposed pad.

## MAX25014

## Automotive Low Input Voltage ${ }^{2}{ }^{2} \mathrm{C}$ 4-Channel

 150mA Backlight DriverRevision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $4 / 20$ | Initial release | - |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for LED Display Drivers category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
MAP9000QNRH AS3693B-ZTQT SCT2027CSSG ME2206AM6G WS3130S8P WS3132S7P WS3136D7P WS3256D8P WS3418AD7P WS9012S8P WS9620BDP FM6126QC TC7559C FM6565QB LYT3315D SCT2001ASIG SCT2024CSSG SCT2167CSSG AL8400QSE-7 PR4401 PR4403 WS2821B PR4402 RT8471GJ5 RT9284A-20GJ6E LP5562TMX TC7117ACLW DLD101Q-7 WS2818B BCR401U BCR402U SCT2004CSOG SCT2026CSOG SCT2026CSSG SCT2110CSSG SCT2932J LM3429MH PR4101A PR4404 CP2155DN10-A1 BCT3220ELA-TR AW2013DNR AW3641EDNR WD3153D-10/TR AW36404DNR AL8400SE-7 CD4511BE XD3914 MAX7219N XD7221

