Twelve Switch High Brightness LED Matrix Manager for Automotive Front Lights

General Description

The MAX25608 12-switch matrix manager IC for automotive lighting applications includes a 12-switch array for bypassing individual LEDs in a single or dual string application. It features twelve individually controlled n-channel MOSFET switches rated for 14V with an on-resistance of 0.06 Ω . A single current source can be used to power all the LEDs connected in series. Individual LEDs can be dimmed by turning on and off the bypass switches across each LED. The device can also be configured in two string applications with six switches in series per string. Each switch can be connected across one, two, or three LEDs in series. It also allows for parallel connection of two switches to bypass high-current LEDs. The IC also includes an internal charge pump that provides power for the gate drive for the LED bypass switches.

The MAX25608 features a serial peripheral interface (UART) for serial communication. Each switch can be turned fully on, fully off, or dimmed with or without fade transitions through the serial interface. The IC features open-LED protection as well as open and short LED fault reporting through the serial interface. The device is available in a 28-pin TSSOP package with exposed pad.

Applications

Automotive Matrix LED Systems and Adaptive Drive Beam Lights.

Benefits and Features

- Automotive Ready: AEC-Q100 Qualified
- Flexible Configuration
 - · Up to Twelve Switches in Series for Single String
 - Two Sub Strings of Six Series Switches per String
- Robust Serial Interface
 - · Multi-Drop UART Communication Interface
 - · Up to 16 Addressable Devices
 - Compatible with CAN Physical Layer
- Optimal PWM Dimming Arrangement Provides Excellent Dimming Performance
 - · Programmable 12-Bit PWM Dimming
 - · Fade Transition Between PWM Dimming States
 - · Internal or External Clock for PWM Dimming
 - Programmable Slew Rate for EMI Control
- Protection Features and Package Improve Reliability
 - · Open-LED Protection
 - NTC Temperature Monitor
 - · Programmable Open and Short-LED Threshold
 - · Open and Shorted-LED Fault Reporting
 - Thermally Enhanced 28-Pin TSSOP-EP

Ordering Information appears at end of data sheet.

Simplified Block Diagram






TABLE OF CONTENTS

General Description	1
Applications	1
Benefits and Features	1
Simplified Block Diagram	1
Absolute Maximum Ratings	6
Package Information	6
28-TSSOP	6
Electrical Characteristics	7
Pin Configuration	9
MAX25608	9
Pin Description	10
Detailed Description	11
Power-On Reset and VDD UVLO	11
Internal Switches	11
Programming Options	11
MAX25608 Pin Resistor Decode Table	11
Resistor Programming Table	11
PWM Dimming	12
PWM Clock and Synchronous Operation with Multiple Devices	13
Dimming With and Without Fade	13
RTEMP	15
Fault Pin Behaviour	15
LED Fault Detection and Protection	15
LED Open-Fault Detection and Protection	15
LED Short Detection	15
Thermal Shutdown	16
UART Serial Interface	16
Overview	16
Device Connections	16
UART Frame Format	16
Synchronization and Acknowledge Frames	17
Device ID and Address frame format	18
Write Transactions	18
CRC Error Checking	18
Register Map	19
MAX25608	
Register Details	22
Typical Application Circuits	54
Typical Application Circuit	54

Twelve Switch High Brightness LED Matrix Manager for Automotive Front Lights

TABLE OF CONTENTS (CONTINUED)	
Ordering Information	. 54
Revision History	. 55

Twelve Switch High Brightness LED Matrix Manager for Automotive Front Lights

LI3 I	OF FIGURES	

Figure 1. PWM Dimming	12
Figure 2. Up-Transition Curve	14
Figure 3. Down-Transition Curve	14
Figure 4. UART Frame Format	17
Figure 5. SYNC Frame	17
Figure 6. ACK Frame	17
Figure 7. Device ID and Address Frame	18

Maxim Integrated | 4 www.maximintegrated.com

Twelve Switch High Brightness LED Matrix Manager for Automotive Front Lights

LIST OF TABLES	
Table 1. Device ID Table	11
Table 2. RADDR/RGRADE Recommended Values	11

Absolute Maximum Ratings

IN to GND	0.3V to +65V	RTEMP. RGRADE. CLKIN. CLKOUT. RAI	DDR to GND0.3V to
VDD to GND	0.3V to +2.5V	, - , - , - , - , - , - , - , - , - , -	V _{VDD} + 0.3V
CPN to GND	0.3V to +65V	RX, TX, FLT to GND	
CPP to GND	0.3V to +70V	Continuous Power Dissipation (multilaye	r board) $(T_A = 70^{\circ}C,$
CPP to CPN	0.3V to +6V	derate 40.57mW/°C above +70°C)	3245.44mW
CPP to DRx	0.3V to +70V	Operating Temperature Range	40°C to +125°C
DR12 to GND	0.3V to +65V	Junction Temperature	+150°C
DRx to DR(x-1)	0.3V to +16V	Storage Temperature Range	40°C to +150°C
DR6 to GND	0.3V to +65V	Soldering Temperature (reflow)	+260°C
SRCx to GND	0.3V to +65V		

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

28-TSSOP

Package Code	U28E+6C	
Outline Number	<u>21-0108</u>	
Land Pattern Number	90-100175	
Thermal Resistance, Four-Layer Board:		
Junction to Ambient (θ _{JA})	24.6°C/W	
Junction to Case (θ _{JC})	1.5°C/W	

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

 $(V_{IN}$ = 5V, T_A = T_J = -40°C to +125°C, unless otherwise noted. Limits are 100% tested at T_A = +25°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltages						
Supply Voltage	V _{IN}	Operating Voltage Range	4.0		60	V
Input Current	I _{IN}	V _{IN} = 5V		4.2	6	mA
Input POR Threshold	V _{IN-POR}	V _{IN} Rising	3.6		3.9	V
Charge Pump DRAINn Input Current	I _{INQP}				6	mA
Charge-Pump Operating Voltage	V _{CPP}				65	V
VDD_UVLO Rising Threshold	UVLO_R_TH		1.61		1.69	V
VDD UVLO Falling Threshold	UVLO_F_TH		1.54		1.63	V
LED Dimming						
Internal Oscillator Frequency	Fosc	Used for charge pump and PWM dimming of LEDs		16.384		MHz
LED PWM Dimming Frequency Range	f _{DIM}		100		2000	Hz
LED Switches						
Single Switch On Resistance	R _{DSON}			0.060		Ω
On Resistance with series switches 6-1 on				0.36	0.75	Ω
On Resistance with series switches 12-7 on				0.36	0.75	Ω
0		VOTH code = 0x0	12.0	14.0	15.0	
Open LED Threshold (Rising)	VOTH	VOTH code = 0x1	8.3	9.33	10.0	V
(9)		VOTH code = 0x2	4.0	4.66	5.1	
		VSTH code = 000	1.26	1.40	1.54	
		VSTH code = 001	3.24	3.6	3.96	
		VSTH code = 010	3.6	4.00	4.4	- v
Short LED Threshold	VSTH	VSTH code = 011	4.95	5.5	6.05	
(Rising)	VSIR	VSTH code = 100	5.4	6.0	6.6	
		VSTH code = 101	5.94	6.6	7.26	
		VSTH code = 110	6.48	7.2	7.92	
		VSTH code = 111	6.93	7.70	8.47	
Maximum Switch Current	I _{SW}	Thermally Limited		1.6		А
LED Slew-Rate Setting 0	SR_LED_0	0-6V step, 10-90% rise/fall time, LED_SLEW[2:0] = 0x0		160		μs
LED Slew-Rate Setting 1	SR_LED_1	0–6V step, 10–90% rise/fall time, LED_SLEW[2:0] = 0x1		81		μs


Electrical Characteristics (continued)

 $(V_{IN} = 5V, T_A = T_J = -40^{\circ}C$ to +125°C, unless otherwise noted. Limits are 100% tested at $T_A = +25^{\circ}C$. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LED Slew-Rate Setting 2	SR_LED_2	0–6V step, 10–90% rise/fall time, LED_SLEW[2:0] = 0x2		48		μs
LED Slew-Rate Setting 3	SR_LED_3	0–6V step, 10–90% rise/fall time, LED_SLEW[2:0] = 0x3		26		μs
LED Slew-Rate Setting 4	SR_LED_4	0–6V step, 10–90% rise/fall time, LED_SLEW[2:0] = 0x4		17		μs
LED Slew-Rate Setting 5	SR_LED_5	0–6V step, 10–90% rise/fall time, LED_SLEW[2:0] = 0x5		10		μs
LED Slew-Rate Setting 6	SR_LED_6	0–6V step, 10–90% rise/fall time, LED_SLEW[2:0] = 0x6		5.0		μs
DIGITAL INPUTS - CLKII	N, RX					
Input High Voltage	V _{IH}		1.4			V
Input Low Voltage	V _{IL}				0.4	V
CLKIN Input Frequency	f _{CLK}		0.30		20.0	MHz
DIGITAL OUTPUTS - TX	FLTB, CLKOUT	·				
Output Low Voltage	V _{OL}	I _{SINK} = 2mA			0.4	V
CLKOUT High Voltage	V _{OH}	I _{SRC} = 2mA	VDD - 0.4			V
THERMAL SHUTDOWN						
Thermal-Warning Threshold	TH_WARN	Rising temperature		140		°C
Thermal Warning Hysteresis				15		°C
Thermal Shutdown	TH_SHDN	Rising temperature		165		°C
Thermal-Shutdown Hysteresis	HYS_SHDN			15		°C
CHARGE PUMP						
Charge-Pump Frequency	f _{CPP}			16.384		MHz
Charge-Pump Output Voltage	Vo	V _{CPP} - V _{CPN} , I _{CPP} = 350μA	3.7		6.0	V
Charge-Pump Power- Good Threshold	V _{CPP_OK}	Rising threshold		4.0		V
UART Timing						
LIADT Dit Data	E	-40°C to 125°C junction temperature	10		950	khno
UART Bit Rate	F _{UART}	0°C to 125°C junction temperature	10		1000	kbps

Pin Configuration

MAX25608



Pin Description

PIN	NAME	FUNCTION
1	RADDR	Device ID Resistor. Connect a resistor value from RADDR to GND to set the UART Device ID.
2	RGRADE	LED Binning Resistor Connection. Connect a LED binning resistor from this pin to GND.
3,26	RX	UART Receive Input.
4 , 25	TX	UART Transmit Output.
5	CLKIN	CLK Input. Can be optionally used to sync the MAX25608 with an external digital clock signal.
6	RTEMP	NTC Divider ADC Input. Connect to NTC resistor divider to enable remote temperature sensing.
7	VDD	LDO Output. Nominal voltage is 1.8V. Connect a bypass capacitor between VDD and GND
8	DR12	Drain of Internal Switch 12. Add a 0.1µF capacitor from DR12 to GND.
9	DR11	Drain of Internal Switch 11.
10	DR10	Drain of Internal Switch 10.
11	DR9	Drain of Internal Switch 9.
12	DR8	Drain of Internal Switch 8.
13	DR7	Drain of Internal Switch 7.
14	SRC7	Source of Internal Switch 7.
15	DR6	Drain of Internal Switch 6. For two string applications, connect a 0.1µF ceramic capacitor from DR6 to GND.
16	DR5	Drain of Internal Switch 5.
17	DR4	Drain of Internal Switch 4.
18	DR3	Drain of Internal Switch 3.
19	DR2	Drain of Internal Switch 2.
20	DR1	Drain of Internal Switch 1.
21	SRC1	Source of Internal Switch 1.
22	CPP	Charge Pump Capacitor Positive Connection. Connect a 0.1µF ceramic capacitor from CPP to CPN.
23	CPN	Charge Pump Capacitor Negative Connection. Connect a 0.1µF from CPP to CPN.
24	CLKOUT	After startup, can be optionally configured with UART to drive a clock signal to other devices, or act as a pass-through for the CLKIN input.
27	FLT	Open Drain Fault Indicator. Goes low when a fault condition is present.
28	IN	Connect external bypass capacitor to GND.
-	EP/GND	Exposed Pad Ground Connection. Connect this pad to a contiguous ground plane.

Detailed Description

Power-On Reset and VDD UVLO

Once the IC is powered, an internal power-on reset (POR) signal sets all the registers to their default states. All twelve switches are in the on state upon a POR (all LEDs are off). The LEDs remain off until a command is received by the UART. To ensure reliable operation, the IN supply voltage (V_{IN}) must be greater than V_{IN-POR} . If V_{IN} falls below V_{IN-POR} and the VDD regulator output falls below VDD_UVLO, the registers reset to their default state. The IN voltage must be greater than V_{IN-POR} and VDD must be above VDD_UVLO for proper operation. The bypass switches remain in their default on state until the UART is used to enable LED dimming.

Internal Switches

Each switch connected between DRAINn and DRAINn-1 has a typical on-resistance of 0.06Ω . This measurement includes the on-resistance of the internal switch and the resistance of the bond wires to the DRAINn and DRAINn-1 pads. Each bypass switch, when driven to an off state, allows the string current to flow through the corresponding parallel-connected LED, turning the LEDs on. Driving the bypass switch to an on state shunts the current through the bypass switch and turns the LEDs off. Each bypass switch can have one, two, or three LEDs in series across it.

Programming Options

MAX25608 Pin Resistor Decode Table

Multiple MAX25608 devices can be used in a multi-drop UART bus with an external μ C acting as the master. The resistor on RADDR is used to program the UART Device ID of the MAX25608. For example, a resistor of $3.74k\Omega$ sets the device ID to 0. A resistor of $115k\Omega$ sets the device ID to 0xF.

Table 1. Device ID Table

DECODED VALUE OF RADDR RESISTOR	DEVICE ID
0x0	0x0
0x1	0x1
0xF	0xF

Resistor Programming Table

A resistor connected between pins RADDR and GND is used to configure the MAX25608 device ID, and the resistor connected between pins RGRADE and GND is used for LED binning. The IC provides 16 levels of detection between 0V and 1.2V on RADDR/RGRADE pins. The pins source 400µA, allowing the use of an external resistor between RADDR/RGRADE and GND to set the voltage level. See Table 1 for recommended resistor values.

Table 2. RADDR/RGRADE Recommended Values

RGRADE/RADDR RESISTOR VALUE (Ω, 1%)
95
200
309
422
536
649
768
909
1050

Table 2. RADDR/RGRADE Recommended Values (continued)

1001	1210
1010	1400
1011	1620
1100	1870
1101	2150
1110	2490
1111	2870

PWM Dimming

The IC provides 12-bit programmable dimming on each individual switch. An internal 12-bit counter (COUNT) is generated according to the clock settings. The switch turns off when COUNT is equal to the delay set by the corresponding PSFT register and stays off until the COUNT exceeds the sum of PSFT and PWM duty-control registers. In this way, the duty cycle and relative phase shift of the individual switches can be set independently (see <u>Figure 1</u>).




Figure 1. PWM Dimming

PWM Clock and Synchronous Operation with Multiple Devices

The PWM clock for the IC can be selected from the internal oscillator or from an external clock source driving the CLKIN pin. The CLKOUT pin can be configured to pass either the CLKIN or the internal oscillator as an output to other devices. In this manner, a single clock signal can be used to synchronize all devices. The PWM clock source and CLKIN/CLKOUT function are configured through PWM_CLK[1:0] in the CNFG_GEN (0x03) register. The default value is from the internal oscillator with the CLKIN and CLKOUT disabled.

PWM dimming frequency is programmable by setting the value of the DIV[1:0] bits in the CNFG_GEN (0x03) register, which sets the divide ratio for both the internal (8.192MHz) and external clock sources. When disabled, the CLK pin is high impedance with a $100k\Omega$ pulldown resistor.

Synchronized operation with multiple devices is achieved through the following steps:

- 1. Set the SW GO EN bit to be 0.
- 2. Select the master device based on the resistor on RADDR pin and set the PWM_CLK[1:0] bits in the CNFG_GEN (0x03) register to use the internal oscillator and CLKOUT active.
- 3. Select the slave devices individually based on the resistor on RADDR pin and set the PWM_CLK[1:0] bits in the CNFG GEN (0x03)register to keep the CLKIN and CLKOUT active.
- 4. Use the Global write command to set the SW_GO_EN bit to 1. All the PWM clocks of the devices will be synchronized now.

Dimming With and Without Fade

Each switch of the IC can be independently programmed to perform dimming without fade transition or dimming with fade transition. For dimming without fade transition, the dimming changes from the initial value to the target value in one dimming cycle. For dimming with fade transition, the dimming changes transitionally step by step, starting from the initial value to the target value in multiple dimming cycles, following a predetermined exponential curve.

To enable dimming with fade transition, set the FADE bit to 1 and the DUTY bits to the target value for the specific switches. Each transitional step value is calculated using 12 bits according to the following formula:

DUTYnext = DUTYnow x CF

where DUTY is the duty cycle, and CF the constant factor.

CF = 1.0625 and CF = 0.9375 for an up transition and down transition, respectively.

DUTYnext continues to be updated according to the formula until DUTYnext reaches the target value.

The transition period is defined by the TDIM_ register for the switch. The number of transitional steps depends on the distance between the initial value and the target value. The maximum number of transitional steps from 1(/8,191) to 8,191(/8,191) is 115 steps. See Figure 2 for the up-transition curve.

The number of transitional steps depends on the distance between the initial value and the target value. The maximum number of transitional steps from 8,191(/8,191) to 1(/8,191) is 111 steps. See Figure 3 for the down-transition curve.

Duty-cycle steps smaller than CF update in one step.

Each step runs TDIM_PWM dimming cycles, and each dimming cycle consists of 8,192 clock cycles by default, therefore Tstep = TDIM_x 8,192. The 8,192 clock cycles timer can also be changed to 16,384, 32,768, or 65,536 clock cycles by programming bits [3:2] in register address 0x02.




Figure 2. Up-Transition Curve




Figure 3. Down-Transition Curve

RTEMP

The RTEMP pin is an auxiliary 8-bit ADC input that is suitable for use with an external NTC resistive divider for monitoring external temperature. In this way, a remote NTC resistor can be used to monitor the external LED temperature for current derating and system monitoring. The 8-bit code is updated with a period of 200 microseconds and can be read back using the UART RTEMP register (0x15).

Fault Pin Behaviour

The FLT pin will assert whenever one or more of these conditions is present:

- One or more floating domain gate drivers have detected an Open LED fault; in this case, the switch(es) with Open LED faults remain closed until the power is reset
- One or more floating domain gate drivers have detected a Short LED fault condition
- Thermal warning/shutdown

LED Fault Detection and Protection

The IC is able to detect a shorted LED, open LED, and open trace between the device and the LED. To detect and report a LED fault, several conditions must be met. First, the LED switch must be operating, then the duty cycle must be greater than zero since both LED-open and LED-short detection require the switch to be open. Conversely, open-fault detection requires the switch to be closed, so PWM duty cycle must be less than 100%. In general, it takes up to one dimming cycle to make sure these conditions have been met after a fault condition is applied. This period depends on the PWM dimming frequency.

LED Open-Fault Detection and Protection

An open-LED fault is triggered when the voltage between the individual LED switch DRAIN node and switch SOURCE node exceeds V_{OTH} and is reported in register OPEN_LED_STAT (0x13). The switch is closed when an open-LED is detected and remains closed until the next PWM dimming open-switch request occurs. By default, the open fault results in the FLT pin being driven low; however, open faults can be masked by writing 0b1 to the MSK_OPEN_LED bit in the CNFG_MSK (0x0C) register. If an open-LED fault is detected multiple times, it is recommended that the OPEN_LED_OVRD (0x09) register be updated to force the corresponding LED switch to remain closed continuously to provide a bypass for the faulty LED.

LED Short Detection

A short-LED fault is triggered when the voltage between the switch DRAIN node and the switch SOURCE node is below V_{STH} for an open switch condition, and is reported in the SHRT_LED_STAT (0x12) register. The LED short comparator is sampled at the end of each LED pulse to avoid false detections during the beginning of the pulse. No action is taken with the switch in response to detecting a short-LED fault, thus continuing to operate as programmed. The short fault, by default, results in FLT being driven low; however, short faults can be masked by writing 0b1 to MSK_SHRT_LED in the CFG_MSK (0x0C) register.

The Low Duty Threshold Register (0x16) is used to filter out LED fault signals during short duty cycles when the voltage across the switch might not settle to a final value, causing an invalid detection of the Short LED condition. When the DUTY register of a switch is less than LOW_DUTY_TH, the SHORT_LED signal is masked and SHORT_LED_STAT is not asserted for that switch.

Thermal Shutdown

The IC features an on-chip temperature-protection circuit to prevent the device from overheating.

When the die temperature rises above the thermal-warning threshold (+140°C), the TH_WARN bit is set, causing the FLT pin to be asserted but no action taken with the switches. If asserted, the FLT pin remains asserted until the die temperature drops below the thermal-warning threshold, and the TH_WARN register bit is cleared by writing a 1. To clear the TH_WARN bit, the die temperature must be below the thermal-warning threshold.

When the die temperature rises above the thermal-shutdown threshold (+160°C), the TH_SHDN bit is set, causing the FLT pin to be asserted and all switches to either be closed (LEDs turned off) or opened (LEDs turned on), depending on the value of the CNFG_MSK_GEN (0x0C) register. Switches remain static, and the FLT pin remains asserted until the die temperature drops below the thermal-warning threshold, and both the TH_WARN and TH_SHDN bits are cleared in the STAT_GEN (x10) register by writing 1 to both bits.

When the device recovers from thermal shutdown, it resumes operation from where it was before the thermal shutdown. The TH_WARN and TH_SHDN status bits are cleared on write.

UART Serial Interface

Overview

The MAX25608 includes a full-duplex UART serial interface to enable fully programmable matrix manager functionality. The system ECU/MCU acts as the UART master, driving read/write packets on the RX line and receiving packets on the TX line. The RX and TX lines can connect up to 16 MAX25608 devices on a common bus using a star topology. The device address of each MAX25608 is pin-programmable using an external resistor to ground on the RADDR pin. Devices can be addressed individually using their Device ID[3:0]. They can also be simultaneously addressed using the General Call ID or by using the programmable Cluster Call ID value.

The baud rate of incoming UART packets on RX is automatically detected by the MAX25608, from a minimum of 10kbps up to a maximum of 1,000kbps. The MAX25608 then returns frames on the TX line at the same baud rate, according to the packet format described in the *UART Frame Format* section.

Device Connections

The UART interface ensures compatibility with standard microcontrollers from a variety of manufacturers. It also enables the use of CAN tranceivers for applications where the matrix manager is remote from the microcontroller. The RX line should be driven by the microcontroller master. It can be connected to an individual MAX25608 or to multiple devices in a star topology. The TX line is an open-drain output. Multiple devices can share the same TX connection as well. No external timing reference is required, the MAX25608 automatically detects the bit rate on each RX packet and adjusts the bit rate of the TX response accordingly.

UART Frame Format

Read/write packets are composed from multiple UART frames. Each frame consists of one start bit, eight data bits, one parity bit (even) and one stop bit. The parity bit shall be high if the number of ones in the data bits is odd, otherwise it will be low. If the next frame is in the same packet, there can be no more than 12-bit periods of idle (high) state between frames.




Figure 4. UART Frame Format

Synchronization and Acknowledge Frames

Each read/write packet must begin with a special Synchronization (SYNC) frame. This is a UART frame containing the data x79.




Figure 5. SYNC Frame

Each response packet always begins with a special Acknowledge (ACK) frame. This is a UART frame containing the data xC3.




Figure 6. ACK Frame

Device ID and Address frame format

Each MAX25608 device in the star configuration should be assigned a unique device ID number using the resistor connected to the RADDR pin. There are 16 possible device IDs that can be assigned in this way, from x00 to x0F (see Table 2).

In addition to addressing devices individually, the MAX25608 also supports Global Call and Cluster Call write commands. A Global write command addresses all devices on the bus. A Cluster call addresses all devices with a matching cluster call ID in the CNFG_UART register. Read commands cannot use the Global/Cluster Call option and must be addressed to a specific Device ID.

The address frame data bits are assigned as follows: the MSB is the Global/Cluster call bit, the next 6 bits are the Device ID, and the LSB is the Read/Write bit.




Figure 7. Device ID and Address Frame

Write Transactions

Each write packet consists of five UART frames on the RX pin. The first frame is the SYNC packet. The second frame consists of the Global/Cluster call flag, then the 6 bit device ID, and then the R/W bit. The R/W bit is low for a write command. The third frame is the register address being written to. The fourth frame is the lower byte of the data being written. The fifth and final frame includes the 3-bit CRC code followed by the upper five bits of the data being written. Upon receiving a valid write packet, the device responds with an ACK frame on the TX pin.

CRC Error Checking

Read/Write transactions are protected using a 3-bit cyclic redundancy check (CRC) on the frame. The CRC is provided by the master on last three data bits of each UART_RX packet. The MAX25608 calculates its own CRC using the same polynomial, and the transaction is only accepted if the CRC bits match. For response frames on read packets, the MAX25608 appends its own 3-bit CRC code to the 13-bit read data.

The input to the CRC calculation consists of the data bits from the Device ID, Address, and Data frames.

The CRC calculation uses the polynomial $x^3 + x^1 + 1$ with a starting value of 000.

Register Map

MAX25608

ADDRESS	NAME	MSB							LSB	
USER COM	MANDS									
0x00	NO_OP[15:8]				REV_ID[4:0]					
UXUU	NO_OP[7:0]	_	_	_		CONS	STANT_TES	ST[4:0]		
	<u>SW_GO[15:8]</u>				_	-	_	_	_	
0x01	SW_GO[7:0]	_	_	_	_	-	_	-	SW_GO _EN	
0x02	CNFG_GEN_1[15:8]				_	_	_	_	VOTH[1]	
0X02	CNFG_GEN_1[7:0]	VOTH[0]	LE	D_SLEW[2	:0]	DIV	[1:0]	PWM_CLF	C_SEL[1:0]	
0x04	CNFG_GEN_2[15:8]				_	,	VSTH_4[2:0]	VSTH_3[2]	
	CNFG_GEN_2[7:0]	VSTH	_3[1:0]	,	VSTH_2[2:0]	,	VSTH_1[2:0]	
0x05	CNFG_GEN_3[15:8]				_	,	VSTH_8[2:0]	VSTH_7[2]	
	CNFG_GEN_3[7:0]	VSTH	_7[1:0]	,	VSTH_6[2:0]	,	VSTH_5[2:0]	
0x06	CNFG_GEN_4[15:8]				_	V	/STH_12[2:	0]	VSTH_1 1[2]	
	CNFG_GEN_4[7:0]	VSTH_	_11[1:0]	\	/STH_10[2:0]	
007	CNFG_UART[15:8]				_	_ CNFG_WATCHDOO [3:2]				
0x07	CNFG_UART[7:0]		ATCHDOG :0]			CID[5:0]				
0x08	CNFG_WATCHDOG[15 :8]				_	WD_LED_STATE[11:8]				
UXUO	CNFG_WATCHDOG[7: 0]				WD_LED_	D_STATE[7:0]				
0x09	CNFG_OPEN_OVRD[1 5:8]				_	OPEN_LED_OVR[11:8]]	
0,09	CNFG_OPEN_OVRD[7:				OPEN_LEI	D_OVR[7:0]				
0x0A	CNFG_GROUPA[15:8]				_		GROUPA	_SEL[11:8]		
UXU/1	CNFG_GROUPA[7:0]				GROUPA	_SEL[7:0]				
0x0B	CNFG_GROUPB[15:8]				_		GROUPB.	_SEL[11:8]		
OXOD	CNFG_GROUPB[7:0]				GROUPB	_SEL[7:0]				
	CNFG_MSK_GEN[15:8]				TH_SHD N_ACT	_	_	_	_	
0x0C	CNFG_MSK_GEN[7:0]	_	MSK_UA RT_ERR	_	MSK_OP EN_LED	MSK_SH ORT_LE D	MSK_CP _RDY_N	MSK_RA DC_ERR	MSK_TH _WARN	
0,00	CNFG_MSK_LED[15:8]		•	•	_		CNFG_MSI	C_LED[11:8]]	
0x0D	CNFG_MSK_LED[7:0]				CNFG_MS	K_LED[7:0]				
0x0E	STAT_RADC[15:8]				_	_	_	_	_	

ADDRESS	NAME	MSB							LSB
ADDICEO	STAT_RADC[7:0]	-	_	_	RADC_D ONE	RADDR_ OVER_R ANGE	RGRAD E_OVER _RANGE	RADDR_ UNDER_ RANGE	RGRAD E_UNDE R_RANG
0x0F	STAT_RES_CODE[15:8				_	_	_	_	_ E
UXUF	STAT RES CODE[7:0]		DEV	ID[3:0]			RGRA	L DE[3:0]	
0x10	STAT_GEN[15:8]				_	_	OTP_CR C_ERR	CONFIG _NOT_D ONE	RADC_E RR
	STAT_GEN[7:0]	EXT_CL K_ERR	UART_E RR	_	OPEN_L ED	SHORT_ LED	CP_RDY _N	TH_SHD N	TH_WA RN
044	STAT_UART[15:8]				_	-	-	-	UART_ WATCH DOG
0x11	STAT_UART[7:0]	RX_TIM EOUT_E RR	RX_CRC _ERR	RX_SYN C_PERR	RX_PL_ PERR	RX_SYN C_STOP _ERR	RX_PL_ STOP_E RR	RX_PL_ START_ ERR	_
	STAT_SHORT_LED[15: 8]				-	S	HORT_LED		8]
0x12	STAT_SHORT_LED[7:0]	SHORT_LED_STAT[7:0]							
0x13	STAT_OPEN_LED[15:8]	- OPEN_LED_STAT[11:8]]			
	STAT_OPEN_LED[7:0]	7:0] OPEN_LED_STAT[7:0]							
0x15	RTEMP[15:8]					_	-	_	-
	RTEMP[7:0]				RIEM	IP[7:0]	LOW DUT	V TU(44.01	
0x16	LOW_DUTY_TH[15:8] LOW_DUTY_TH[7:0]				1 OW DUI	 Y_TH[7:0]	LOW_DOT	Y_TH[11:8]	
	PSFT_GRP[15:8]				LOW_DO	1 1 1 1 1 1 1 1 1 1		DSET GE	ROUP[1:0]
0x20	PSFT_GRP[7:0]				D&E.	 Γ[7:0]	_	F 31 1_G1	(00)
	PSFT_1[15:8]				_		_	_	_
0x21	PSFT 1[7:0]				PSFT	 _1[7:0]			
	PSFT_2[15:8]				_		_	_	_
0x22	PSFT 2[7:0]				PSFT	_2[7:0]			
	PSFT_3[15:8]				_		_	_	_
0x23	PSFT_3[7:0]				PSFT	3[7:0]			
	PSFT_4[15:8]				_		_	_	_
0x24	PSFT_4[7:0]				PSFT	_4[7:0]			
005	PSFT_5[15:8]				_	_	_	_	_
0x25	PSFT_5[7:0]				PSFT _.	_5[7:0]		•	
0,406	PSFT_6[15:8]				_	_	_	_	_
0x26	PSFT_6[7:0]				PSFT	_6[7:0]			
0x27	PSFT_7[15:8]				_	_	-	_	_
UXZI	PSFT_7[7:0]				PSFT	_7[7:0]			
0x28	PSFT_8[15:8]				_	_	_	_	_

ADDRESS	NAME	MSB						LSB
	PSFT_8[7:0]			PSFT	_8[7:0]			
	PSFT_9[15:8]			_	_	_	_	_
0x29	PSFT 9[7:0]			PSFT				
	PSFT_10[15:8]							
0x2A	PSFT_10[7:0]			PSFT	10[7:0]			
	PSFT_11[15:8]							
0x2B	PSFT_11[7:0]			PSFT	11[7:0]			
	PSFT 12[15:8]					_	_	_
0x2C	PSFT_12[7:0]			PSFT	12[7:0]	-		
	TDIM_GRP[15:8]					_	_	_
0x30	TDIM_GRP[7:0]	_	– TDIM_GR	OUP[1:0]	_		TDIM[2:0]	
	TDIM 3 2 1[15:8]			_	_		TDIM_3[2:0]	1
0x31	TDIM 3 2 1[7:0]	_	TDIM_2[2:0]		_	1	TDIM_1[2:0]	
	TDIM 6 5 4[15:8]			_	_		TDIM_6[2:0]	
0x32	TDIM 6 5 4[7:0]	_	TDIM_5[2:0]		_		TDIM_4[2:0]	
	TDIM 9 8 7[15:8]			_	_		TDIM_9[2:0]	
0x33	TDIM 9 8 7[7:0]	_	TDIM_8[2:0]		_	1	TDIM_7[2:0]	
	TDIM 12 11 10[15:8]			_	_		TDIM_12[2:0	
0x34	TDIM_12_11_10[7:0]	_	TDIM_11[2:0	1	_	+	TDIM_10[2:0	
	PWM GRPA DUTY[15:					1		•
0x40	8]	FADE_A DUTY_A[11:8]						
0,40	PWM_GRPA_DUTY[7:0]			DUTY	_A[7:0]			
0x41	PWM_GRPB_DUTY[15: 8]			FADE_B		DUTY_	_B[11:8]	
0.41	PWM_GRPB_DUTY[7:0]			DUTY	_B[7:0]			
0.40	PWM1[15:8]			FADE_1		DUTY	_1[11:8]	
0x42	PWM1[7:0]			DUTY	_1[7:0]			
040	PWM2[15:8]			FADE_2		DUTY	_2[11:8]	
0x43	PWM2[7:0]			DUTY	_2[7:0]			
0.44	PWM3[15:8]			FADE_3		DUTY	_3[11:8]	
0x44	PWM3[7:0]			DUTY	_3[7:0]			
045	PWM4[15:8]			FADE_4		DUTY	_4[11:8]	
0x45	PWM4[7:0]			DUTY	_4[7:0]			
0.46	PWM5[15:8]			FADE_5		DUTY	_5[11:8]	
0x46	PWM5[7:0]			DUTY	_5[7:0]			
0v47	PWM6[15:8]			FADE_6		DUTY	_6[11:8]	
0x47	PWM6[7:0]			DUTY	_6[7:0]			
0v40	PWM7[15:8]			FADE_7		DUTY	_7[11:8]	
0x48	PWM7[7:0]			DUTY	_7[7:0]			
0v40	PWM8[15:8]	FADE_8 DUTY_8[11:8]						
0x49	PWM8[7:0]			DUTY	_8[7:0]			
0x4A	PWM9[15:8]			FADE_9		DUTY	_9[11:8]	<u> </u>

ADDRESS	NAME	MSB							LSB
	PWM9[7:0]				DUTY	_9[7:0]			
0x4B	PWM10[15:8]				FADE_1 0		DUTY_	10[11:8]	
	PWM10[7:0]		DUTY_10[7:0]						
0x4C	PWM11[15:8]				FADE_1 1		DUTY_	11[11:8]	
	PWM11[7:0]				DUTY_	11[7:0]			
0x4D	PWM12[15:8]				FADE_1 2		DUTY_	12[11:8]	
	PWM12[7:0]				DUTY_	12[7:0]			

Register Details

NO_OP (0x00)

NO_OP is a read-only register that reads the content of RGRADE, revision ID, and test pattern.

BIT				12	11	10	9	8		
Field					REV_ID[4:0]					
Reset				0x1						
Access Type				Read Only						
BIT	7	6	5	4	3	2	1	0		
Field	_	_	_		CO	NSTANT_TEST	[4:0]	•		
Reset	_	_	_	0b10001						
Access Type	_	_	_	Read Only						

BITFIELD	BITS	DESCRIPTION
REV_ID	12:8	Revision Information: Reads back 5-bit hardware revision ID.
CONSTANT_TEST	4:0	Test Pattern: 0x11 is always returned in this location for interface checking.

SW_GO (0x01)

SW_GO us a read/write register that enables the PWN signals.

BIT				12	11	10	9	8
Field				_	_	_	_	_
Reset				_	-	-	-	_
Access Type				-	_	-	_	_
BIT	7	6	5	4	3	2	1	0
Field	_	_	-	-	_	_	_	SW_GO_E N
Reset	_	_	_	_	_	_	_	0b0
Access Type	_	_	-	_	_	_	_	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
SW_GO_EN	0	Switching Enable signal. Enables LED dimming operation and starts dimming counters. If SW_GO_EN = 0, all LED switches are closed and all PWM counters in the LED Controller are reset to 0. If SW_GO_EN = 1, all LED switches operate according to their programmed values and all PWM counters start counting from 0. SW_GO_EN must be low in order to change any of the CNFG_GEN_1/2/3/4 registers. If SW_GO_EN is high, the configuration change does not complete. The SW_GO_EN command should be issued after CP_RDY_N transitions low on STAT_GEN, ensuring CLK is present and CPP voltage is valid.	0x0: All LED switches are closed, and all PWM counters are reset to 0. 0x1: All LED switches operate according to their programmed values, and all PWM counters start counting from 0.

CNFG GEN 1 (0x02)

CNFG_GEN_1 is a read/write access register that controls the dimming clock divider ratio, the slew rate of the LED switches, the threshold used for the Open LED fault-detection function, and the functionality of the CLK pin.

SW_GO_EN should be set low before changing any configuration registers.

BIT				12	11	10	9	8
Field				_	_	_	_	VOTH[1]
Reset				_	_	_	_	
Access Type				_	_	_	_	Write, Read
BIT	7	6	5	4	3	2	1	0
Field	VOTH[0]	L	ED_SLEW[2:0)]	DIV	[1:0]	PWM_CLK_SEL[1:0]	
Reset			0x7		0b00		0b00	
Access Type	Write, Read		Write, Read		Write	, Read	Write	, Read

BITFIELD	BITS	DESCRIPTION	DECODE
VOTH	8:7	Sets the Open LED Threshold	0x0: 14V 0x1: 9.33V 0x2: 4.66V 0x3: reserved
LED_SLEW	6:4	Slew Control for the Internal LED Gate Driver. This register should only be written when SW_GO_EN = 0.	

BITFIELD	BITS	DESCRIPTION	DECODE
DIV	3:2	PWM Dimming-Frequency Select	0x0: f _{OSC} /8,192 Nominal 2 kHz 0x0: External clock frequency divided by 8,192 0x1: f _{OSC} /16,384 Nominal 1 kHz 0x1: External clock frequency divided by 16,384. 0x2: f _{OSC} /32,768 Nominal 500 Hz 0x2: External clock frequency divided by 32,768. 0x3: f _{OSC} /65,536 Nominal 250 Hz 0x3: External clock frequency divided by 65,536
PWM_CLK_ SEL	1:0	Determines internal/external PWM clock and direction of CLK pin.	

CNFG GEN 2 (0x04)

CNFG_GEN_2 controls the Short LED threshold (VSTH) of swithes 1, 2, 3, and 4.

SW_GO_EN should be set low before changing any configuration registers.

BIT				12	11	10	9	8	
Field				_		VSTH_4[2:0]		VSTH_3[2]	
Reset				_					
Access Type				_	Write, Read Write, R			Write, Read	
BIT	7	6	5	4	3	2 1 0			
Field	VSTH	_3[1:0]		VSTH_2[2:0]			VSTH_1[2:0]		
Reset									
Access Type	Write, Read		Write, Read			Write, Read			

BITFIELD	BITS	DESCRIPTION	DECODE
VSTH_4	11:9	Sets the Short LED Threshold value for Switch 4	0x0: 1.4V 0x1: 3.6V 0x2: 4V 0x3: 5.5V 0x4: 6V 0x5: 6.6V 0x6: 7.2V 0x7: 7.7V
VSTH_3	8:6	Sets the Short LED Threshold value for Switch 3	0x0: 1.4V 0x1: 3.6V 0x2: 4V 0x3: 5.5V 0x4: 6V 0x5: 6.6V 0x6: 7.2V 0x7: 7.7V

BITFIELD	BITS	DESCRIPTION	DECODE
VSTH_2	5:3	Sets the Short LED Threshold value for Switch 2	0x0: 1.4V 0x1: 3.6V 0x2: 4V 0x3: 5.5V 0x4: 6V 0x5: 6.6V 0x6: 7.2V 0x7: 7.7V
VSTH_1	2:0	Sets the Short LED Threshold value for Switch 1	0x0: 1.4V 0x1: 3.6V 0x2: 4V 0x3: 5.5V 0x4: 6V 0x5: 6.6V 0x6: 7.2V 0x7: 7.7V

CNFG_GEN_3 (0x05)

CNFG_GEN_3 controls the Short LED threshold (VSTH) of switches 5, 6, 7, and 8.

SW_GO_EN should be set low before changing any configuration registers.

BIT				12	11	10	9	8
Field						VSTH_8[2:0]		VSTH_7[2]
Reset				_				
Access Type				_	Write, Read			Write, Read
BIT	7	6	5	4	3	2	1	0
Field	VSTH	_7[1:0]		VSTH_6[2:0]			VSTH_5[2:0]	
Reset								
Access Type	Write	Write, Read		Write, Read			Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
VSTH_8	11:9	Sets the Short LED Threshold value for Switch 8	0x0: 1.4V 0x1: 3.6V 0x2: 4V 0x3: 5.5V 0x4: 6V 0x5: 6.6V 0x6: 7.2V 0x7: 7.7V
VSTH_7	8:6	Sets the Short LED Threshold value for Switch 7	0x0: 1.4V 0x1: 3.6V 0x2: 4V 0x3: 5.5V 0x4: 6V 0x5: 6.6V 0x6: 7.2V 0x7: 7.7V

BITFIELD	BITS	DESCRIPTION	DECODE
VSTH_6	5:3	Sets the Short LED Threshold value for Switch 6	0x0: 1.4V 0x1: 3.6V 0x2: 4V 0x3: 5.5V 0x4: 6V 0x5: 6.6V 0x6: 7.2V 0x7: 7.7V
VSTH_5	2:0	Sets the Short LED Threshold value for Switch 5	0x0: 1.4V 0x1: 3.6V 0x2: 4V 0x3: 5.5V 0x4: 6V 0x5: 6.6V 0x6: 7.2V 0x7: 7.7V

CNFG_GEN_4 (0x06)

CNFG_GEN_4 controls the Short LED threshold (VSTH) of switches 9, 10, 11, and 12.

SW_GO_EN should be set low before changing any configuration registers.

BIT				12	11	10	9	8
Field				_		VSTH_12[2:0]	l	VSTH_11[2]
Reset				_				
Access Type				_		Write, Read Write		
BIT	7	6	5	4	3	2	1	0
Field	VSTH_	11[1:0]		VSTH_10[2:0]			VSTH_9[2:0]	
Reset								
Access	Write, Read		Write, Read			Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
VSTH_12	11:9	Sets the Short LED Threshold value for Switch 12	0x0: 1.4V 0x1: 3.6V 0x2: 4V 0x3: 5.5V 0x4: 6V 0x5: 6.6V 0x6: 7.2V 0x7: 7.7V
VSTH_11	8:6	Sets the Short LED Threshold value for Switch 11	0x0: 1.4V 0x1: 3.6V 0x2: 4V 0x3: 5.5V 0x4: 6V 0x5: 6.6V 0x6: 7.2V 0x7: 7.7V

BITFIELD	BITS	DESCRIPTION	DECODE
VSTH_10	5:3	Sets the Short LED Threshold value for Switch 10	0x0: 1.4V 0x1: 3.6V 0x2: 4V 0x3: 5.5V 0x4: 6V 0x5: 6.6V 0x6: 7.2V 0x7: 7.7V
VSTH_9	2:0	Sets the Short LED Threshold value for Switch 9	0x0: 1.4V 0x1: 3.6V 0x2: 4V 0x3: 5.5V 0x4: 6V 0x5: 6.6V 0x6: 7.2V 0x7: 7.7V

CNFG_UART (0x07)

CNFG_UART is a read/write access register that controls how the UART is configured, namely the cluster ID assignment and the operation of the UART Watchdog Timer.

BIT				12	11	10	9	8
Field				_	-	-	CNFG_WAT	CHDOG[3:2]
Reset				_	_	_		
Access Type				_	_	_	Write,	Read
BIT	7	6	5	4	3	2	1	0
Field	CNFG_WAT	CHDOG[1:0]		•	CID	[5:0]		
Reset			0b000001					
Access Type	Write,	Read			Write,	Read		

BITFIELD	BITS	DESCRIPTION	DECODE
CNFG_WAT CHDOG	9:6	This field controls the duration of the UART Watchdog Timer. When CNFG_WATCHDOG is set to a non-zero value, and no valid UART commands are received for a duration set by the CNFG_WATCHDOG field, the UART_Watchdog status bit is set. When the UART_Watchdog status bit is set: (1) The FAULTB pin is asserted. (2) The state of the switches is set according to the WD_LED_STATE register.	0x0: disabled 0x1: 200us 0x2: 500us 0x3: 1ms 0x4: 2ms 0x5: 5ms 0x6: 10ms 0x7: 20ms 0x8: 50ms 0x9: 100ms 0xA: 200ms 0xB: 500ms 0xC: 1s 0xD: 2s 0xE: 5s 0xF: 5s
CID	5:0	Cluster Identification: During a cluster call write transaction, the UART accepts the transaction if the received CID[5:0] matches the contents of this register.	

0x1: Switch Closed

CNFG WATCHDOG (0x08)

BIT				12		11	10	9	8
Field			_		WD_LED_STATE[11:8]				
Reset				_					
Access Type				-	Write, Read				
BIT	7	6	5	4		3	2	1	0
Field				WD_LED_S	STAT	E[7:0]	•		
Reset									
Access Type		Write, Read							
BITFIELD	BITS	DESCRIPTION DECODE							
WD LED ST	44.0	Sets the sta	te of LEDs whe	n UART timeo	ut	0x0: Sw	itch Open		

CNFG OPEN OVRD (0x09)

ATE

OPEN_OVRD is a read/write register that overrides the LED switching control signals. When this feature is disabled, the LED switch operates normally. When this feature is enabled, the LED switch is always forced to a closed position (i.e., the LED duty cycle is zero, regardless of the DUTY or TDIM settings).

condition is detected.

The intent is to allow the μP to manually force the switch to stay closed after it has determined the particular LED is permanently opened. This further suppresses FAULTB signals from the switch(es) since LED faults are only detected when the switch opens.

BIT				12	11	10	9	8	
Field					OPEN_LED_OVR[11:8]				
Reset				_	0x000				
Access Type				_	Write, Read				
BIT	7	6	5	4	3	2	1	0	
Field				OPEN_LEI	D_OVR[7:0]	•			
Reset				0x	000				
Access Type		Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
OPEN_LED_ OVR	11:0	Open-LED Override: Program these bits to force the corresponding switch(es) to always be closed. This overrides the state of the corresponding DUTY registers.	0x0: Normal 0x1: LED switch is always closed.

CNFG_GROUPA (0x0A)

CNFG_GRPA is a read/write register that allows the user to assign particular LED drivers to this group. LED drivers assigned to this group respond to qualified transactions on the following registers:

- PSFT GRP (if PSFT GROUP==0001)
- TDIM_GROUP (if TDIM_GROUP=0001)
- PWM GRPA DUTY

0x1: Assigned

BIT				12	11	10	9	8	
Field				_		GROUPA_SEL[11:8]			
Reset				_	0x000				
Access Type				_		Write,	Read		
BIT	7	6	5	4	3	2	1	0	
Field				GROUPA	_SEL[7:0]				
Reset				0x0	000				
Access Type	Write, Read								
BITFIELD	BITS		DESCRIPTION			DECODE			
GROUPA_S	11.0	Set high if a	Set high if assigning a register to Ground			0x0: Not assigned			

CNFG_GROUPB (0x0B)

EL

CNFG_GRPB is a read/write register that allows the user to assign particular LED drivers to this group. LED drivers assigned to this group respond to qualified transactions on the following registers:

Set high if assigning a register to GroupA.

PSFT_GRP (if PSFT_GROUP==00010)

11:0

- TDIM_GROUP (if TDIM_GROUP=0010)
- PWM_GRPB_DUTY

BIT				12	11	10	9	8
Field					GROUPB_SEL[11:8]			
Reset				_	0x000			
Access Type				_	Write, Read			
BIT	7	6	5	4	3	2	1	0
Field				GROUPE	S_SEL[7:0]			
Reset				0x	000			
Access Type		Write, Read						

BITFIELD	BITS	DESCRIPTION	DECODE
GROUPB_S EL	11:0	Set high if assigning a register to GroupB.	0x0: Not assigned 0x1: Assigned

CNFG MSK GEN (0x0C)

CNFG_MSK is a read/write access register that controls the masking of fault conditions from the FAULTB pin.

BIT	_	12	11	10	9	8
Field		TH_SHDN_ ACT	_	_	-	_
Reset		0b0	_	_	_	_
Access Type		Write, Read	-	_	-	_

BIT	7	6	5	4	3	2	1	0
Field	_	MSK_UART _ERR	_	MSK_OPE N_LED	MSK_SHO RT_LED	MSK_CP_R DY_N	MSK_RAD C_ERR	MSK_TH_ WARN
Reset	_	0b0	_	0b0	0b0	0b0	0b0	0b0
Access Type	_	Write, Read	-	Write, Read	Write, Read	Write, Read	Write, Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE		
TH_SHDN_A CT	12	Thermal-Shutdown Action: This bit selects whether to open or close the LED switches when a TH_SHDN is high.	0x0: Closes all LED switches. 0x1: Opens all LED switches.		
MSK_UART_ ERR	6	Masks SPI_ERR to FAULTB.	0x0: UART_ERR being set high asserts the FAULTB pin. 0x1: UART_ERR bit does not assert the FAULTB pin.		
MSK_OPEN _LED	4	Masks all open-LED detections to FAULTB.	0x0: Any OPEN_LED detections assert the FAULTB pin. 0x1: Any OPEN_LED detections do not assert the FAULTB pin.		
MSK_SHOR T_LED	3	Masks all STAT_SHORT_LED detections to FAULTB.	0x0: Any STAT_SHORT_LED bits set high assert the FAULTB pin. 0x1: Any STAT_SHORT_LED bits set high do not assert the FAULTB pin.		
MSK_CP_R DY_N	2	Mask CP_RDY_N to FAULTB.	0x0: CP_RDY_N asserts the FAULTB pin. 0x1: CP_RDY_N does not assert the FAULTB pin.		
MSK_RADC _ERR	1	Masks SPI_ERR to FAULTB.	0x0: No masking of RADC_ERR. 0x1: Mask RADC_ERR from generating fault.		
MSK_TH_W ARN	0	Mask-Thermal Warning to FAULTB.	0x0: TH_WARN asserts the FAULTB pin. 0x1: TH_WARN does not assert the FAULTB pin.		

CNFG MSK LED (0x0D)

CNFG_MSK_LED prevents LED faults from asserting the FAULTB pin. This allows the μP to instruct the part to ignore faults from a particular LED when that LED is deliberately not populated in the application.

BIT				12	11	10	9	8	
Field					CNFG_MSK_LED[11:8]				
Reset				_	0x000				
Access Type				_	Write, Read				
BIT	7	6	5	4	3	2	1	0	
Field			•	CNFG_MS	K_LED[7:0]				
Reset	0x000								
Access Type			0x000 Write, Read						

BITFIELD	BITS	DESCRIPTION
CNFG_MSK_LED		Set bit(s) high to mask OPEN_LED and SHORT_LED from those LEDs asserting FAULTB.

STAT_RADC (0x0E)

Status indicators for RGRADE and RADDR decoding

otatas maicate			or caccoaning					
BIT				12	11	10	9	8
Field				-	-	_	_	_
Reset				_	_	_	_	_
Access Type				_	-	_	-	_
BIT	7	6	5	4	3	2	1	0
Field	_	-	_	RADC_DO NE	RADDR_O VER_RANG E	RGRADE_ OVER_RAN GE	RADDR_U NDER_RAN GE	RGRADE_ UNDER_RA NGE
Reset	_	-	_	0b0	0b0	0b0	0b0	0b0
Access Type	_	_	_	Read Only	Read Only	Read Only	Read Only	Read Only

BITFIELD	BITS	DESCRIPTION	DECODE
RADC_DON E	4	Status Indicator for RADDR/RGRADE decoding	0x0: RADC measurement incomplete 0x1: RADC measurement is complete
RADDR_OV ER_RANGE	3	Indicates that the RADDR resistor value is above the supported range.	0x0: Normal operation 0x1: RADDR Over Range, or an open is detected.
RGRADE_O VER_RANG E	2	Indicates that the RGRADE resistor value is above the supported range.	0x0: Normal operation 0x1: RGRADE Over Range, or an open is detected.
RADDR_UN DER_RANG E	1	Indicates that the RADDR resistor value is below the supported range.	0x0: Normal operation 0x1: RADDR Under Range, or a short detected.
RGRADE_U NDER_RAN GE	0	Indicates that the RGRADE resistor value is below the supported range.	0x0: Normal operation 0x1: RGRADE under range, or a short detetcted.

STAT_RES_CODE (0x0F)

BIT				12	11	10	9	8
Field				_	-	_	_	_
Reset				_	_	_	_	_
Access Type				-	-	-	-	-
BIT	7	6	5	4	3	2	1	0
Field		DEV_	ID[3:0]			RGRA	DE[3:0]	
Reset								
Access Type		Read	Only			Read	l Only	

BITFIELD	BITS	DESCRIPTION
DEV_ID	7:4	Decoded value of the RADDR external resistor. This value is used to set the UART Device ID.
RGRADE	3:0	Decoded value of the external RGRADE resistor.

STAT_GEN (0x10)

STAT_GEN is a read-only access register that provides general operations and warnings. FAULTB is asserted whenever any of these bits is high, unless the corresponding MASK bit is set.

ar	ıy of these b	oits is high,	, unless the	corresponding	MΑ	SK bit is set.	
							_

BIT	, , , , , , , , , , , , , , , , , , ,			12	11	10	9	8
Field				_	_	OTP_CRC_ ERR	CONFIG_N OT_DONE	RADC_ERR
Reset				_	_		0b0	0b0
Access Type				_	_	Read Only	Read Only	Read Only
BIT	7	6	5	4	3	2	1	0
BIT Field	7 EXT_CLK_ ERR	6 UART_ERR	5	4 OPEN_LED	3 SHORT_LE D	2 CP_RDY_N	1 TH_SHDN	0 TH_WARN
		-	5 - -		SHORT_LE	_	-	

BITFIELD	BITS	DESCRIPTION	DECODE
BITFIELD	DIIO		DECODE
OTP_CRC_E RR	10	OTP CRC Error Bit. Indicates that a CRC error has been detected when reading back the internal OTP memory.	
		Status bit only, does not assert FAULTB.	
CONFIG_NO T_DONE	9	This bit indicates that the UART interface has not completed programming the LED switch configuration, triggered by writing CNFG_GEN. The master should ensure this bit is low before attempting to program CNFG_GEN. This bit does not assert the FAULTB pin.	0x0: Configuration complete; ready for new CNFG_GEN command. 0x1: Configuration not complete.
RADC_ERR	8	This signal indicates that the RGRADE read operation is not complete. When the signal goes low, the read is complete and RGRADE[2:0] in register 0x0 is valid. This signal does not assert the FAULTB pin.	0x0: RADC completes. 0x1: RADC error.
EXT_CLK_E RR	7	EXT_CLK_ERR is asserted when the part is configured to use the CLKIN pin as the reference clock (PWM_CLK_SEL = x2 or x3) and the external clock is slower than the minimum operating frequency.	0x0: CLKIN operating in spec. 0x1: External Clock Error.
UART_ERR	6	SPI_ERR is asserted if any of the error bits in SNFG_SPI are set.	0x0: UART is operating normally. 0x1: At least 1 of UART errors has been asserted.
OPEN_LED	4	OPEN_LED is asserted if any OPEN_LED_STAT bit is high.	0x0: All LED drivers operating normally. 0x1: At least one LED driver has open detected.
SHORT_LED	3	SHORT_LED is asserted if any SHORT_LED_STAT bit is high.	0x0: All LED drivers operating normally. 0x1: At least one LED driver has short detected.
CP_RDY_N	2	CP_RDY_N is a read-only bit that indicates that the charge-pump voltage is below the operating threshold.	0x0: CP operating normally. 0x1: CP is below V _{CPP_OK} threshold.
TH_SHDN	1	Thermal Shutdown. Latched, write 1 clears.	
TH_WARN	0	Thermal Warning. Latched, write 1 to clear.	0x0: Normal operation. 0x1: Device has exceeded the thermal-warning threshold.

STAT_UART (0x11)

BIT				12	11	10	9	8
Field				_	_	_	_	UART_WAT CHDOG
Reset				_	_	-	_	
Access Type				_	_	-	_	Write 1 to Clear, Read
BIT	7	6	5	4	3	2	1	0
Field	RX_TIMEO UT_ERR	RX_CRC_E RR	RX_SYNC_ PERR	RX_PL_PE RR	RX_SYNC_ STOP_ERR	RX_PL_ST OP_ERR	RX_PL_ST ART_ERR	_
Reset	0b0	_						
Access Type	Write 1 to Clear, Read	_						

BITFIELD	BITS	DESCRIPTION	DECODE
UART_WAT CHDOG	8	The UART Watchdog Timer will assert whenever there has been no activity on the UART_RX pin for at least four seconds.	
RX_TIMEOU T_ERR	7	This bit shall be asserted if there are no UART_RX transitions for more than 16 bit lengths during a UART packet. The bit length shall be determined by the SYNC frame of each packet.	0x0: Normal operation. 0x1: UART Rx times out.
RX_CRC_ER R	6	CRC Error Indicator (SPI_ERR Term: Read only, clear-on-read)	0x0: Normal operation. 0x1: CRC Error: At least one UART transaction rejected due to a failed CRC check.
RX_SYNC_P ERR	5	Parity Error in RX Sync Frame detected	0x0: Normal operation. 0x1: Rx Sync Frame parity error detected.
RX_PL_PER R	4	UART Error: Parity Error detected on RX Payload data	0x0: Normal operation. 0x1: UART Rx payload parity error detected.
RX_SYNC_S TOP_ERR	3	RX Sync Frame Stop Bit Error detected	0x0: Normal operation. 0x1: Rx Sync Frame STOP bit error detected
RX_PL_STO P_ERR	2	UART Parity Error detected in RX Data Frames	0x0: Normal operation. 0x1: Rx Payload Frame STOP bit error.
RX_PL_STA RT_ERR	1	UART Start Bit Error on RX Data Frame	0x0: Normal operation. 0x1: Rx Payload Frame START bit error.

STAT SHORT LED (0x12)

STAT_SHORT_LED is a read-only access register that provides short-detect information on the 12 LED output drivers.

BIT	12	11	10	9	8
Field	_		SHORT_LED	_STAT[11:8]	
Reset	_		0x0	000	
Access Type	-		Write 1 to C	Clear, Read	

BIT	7	6	5	4	3	2	1	0
Field		SHORT_LED_STAT[7:0]						
Reset		0x000						
Access Type		Write 1 to Clear, Read						

BITFIELD	BITS	DESCRIPTION
SHORT_LED_STAT	11:0	Indicates that a LED short has been detected.

STAT_OPEN_LED (0x13)

STAT_OPEN is a read-only access register that provides open-detect information on the twelve LED output drivers.

BIT				12	11 10 9 8			
Field					OPEN_LED_STAT[11:8]			
Reset				_	0x000			
Access Type				_	Write 1 to Clear, Read			
BIT	7	6	5	4	3	2	1	0
Field			•	OPEN_LED	_STAT[7:0]	•	•	
Reset	0x000							
Access Type	Write 1 to Clear, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
OPEN_LED_ STAT	11:0	Indicates that an open-LED condition has been detected.	0x0: Normal 0x1: Open LED

RTEMP (0x15)

BIT				12	11	10	9	8
Field				_	_	_	_	_
Reset				_	_	_	_	_
Access Type				_	_	_	_	_
BIT	7	6	5	4	3	2	1	0
Field			•	RTEM	1P[7:0]		•	
Reset								
Access Type				Read	l Only			

BITFIELD	BITS	DESCRIPTION
RTEMP	7:0	Raw 8-bit ADC value represening the ratio of the voltage at the RTEMP pin relative to the voltage at the VDD pin. This value can be used in conjunction with an external NTC resistor network to provide remote temperature sensing functionality.

LOW_DUTY_TH (0x16)

BIT				12	11	10	9	8
Field				_		LOW_DUT	Y_TH[11:8]	
Reset	- 0x10							
Access Type				_	Write, Read			
BIT	7	6	5	4	3	2	1	0
Field				LOW_DU	- ΓΥ_ΤΗ[7:0]			
Reset		0x10						
Access Type				Write,	Read			

BITFIELD	BITS	DESCRIPTION
LOW_DUTY_TH	11:0	The Low Duty Threshold is used to filter out LED fault signals during short duty cycles when the voltage across the switch might not settle to a final value, causing invalid detection of the Short LED condition. When the DUTY register of a switch is less than LOW_DUTY_TH, the SHORT_LED signal is masked and SHORT_LED_STAT is not asserted for that switch.

PSFT GRP (0x20)

PSFT_GRP is a read/write register that allows the user to assign the same phase shift to one or more LED drivers. The contents of PSFT are written to the desired group specified by PSFT_GROUP.

Example:

If PSFT_GROUP == Group A, PSFT == 0001, and LED11, LED9, and LED6 are assigned to Group A (through CNFG GRPA), then PSFT 11, PSFT 9, and PSFT 6 contain 0001 after the transaction is executed.

BIT				12	11	10	9	8
Field				_	-	_	PSFT_GROUP[1:0]	
Reset				-	=	_	0x1	
Access Type				_	_	_	Write, Read	
BIT	7	6	5	4	3	2	1	0
Field	·			PSF ⁻	Γ[7:0]			
Reset				0:	(0			
Access Type				Write,	Read			

BITFIELD	BITS	DESCRIPTION
PSFT_GROUP	9:8	Group Select: bit 0: Group A selected bit 1: Group B selected Multiple groups can be selected at a time. Note: 00 is not a valid selection, the transaction is not executed and the 4-bit value is unchanged.
PSFT	7:0	Phase select.

PSFT_1 (0x21)

PSFT_1 is a read/write register that controls the phase shift for LED1.

BIT				12	11	10	9	8	
Field				_	_	_	_	_	
Reset				_	_	_	_	_	
Access Type				_	_	_	-	_	
BIT	7	6	5	4	3	2	1	0	
Field			•	PSFT	_1[7:0]	•			
Reset	0x0								
Access Type				Write	, Read				

BITFIELD	BITS	DESCRIPTION
PSFT_1	7:0	LED 1 Phase Select.

PSFT_2 (0x22)

PSFT_2 is a read/write register that controls the phase shift for LED2.

BIT				12	11	10	9	8	
Field				_	-	-	_	_	
Reset				_	_	_	_	_	
Access Type				_	-	-	_	-	
BIT	7	6	5	4	3	2	1	0	
Field				PSFT.	_2[7:0]				
Reset	0x21								
Access Type				Write	Read				

BITFIELD	BITS	DESCRIPTION
PSFT_2	7:0	LED 2 Phase Select.

PSFT_3 (0x23)

PSFT_3 is a read/write register that controls the phase shift for LED3.

BIT				12	11	10	9	8		
Field				-	-	_	_	_		
Reset				-	-	-	_	_		
Access Type				_	_	_	_	_		
BIT	7	6	5	4	3	2	1	0		
Field				PSFT	_3[7:0]	,				
Reset	0x42									
Access Type		Write, Read								

MAX25608

Twelve Switch High Brightness LED Matrix Manager for Automotive Front Lights

BITFIELD	BITS	DESCRIPTION
PSFT_3	7:0	LED 3 Phase Select.

PSFT_4 (0x24)

PSFT 4 is a read/write register that controls the phase shift for LED4.

BIT				12	11	10	9	8
Field					_	_	_	_
Reset				_	_	_	_	_
Access Type				_	-	-	_	_
BIT	7	6	5	4	3	2	1	0
Field				PSFT	_4[7:0]			•
Reset				0>	(64			
Access Type				Write	, Read			

BITFIELD	BITS	DESCRIPTION
PSFT_4	7:0	LED 4 Phase Select.

PSFT_5 (0x25)

PSFT 5 is a read/write register that controls the phase shift for LED5.

BIT				12	11	10	9	8
Field				-	-	_	-	-
Reset				-	-	_	-	-
Access Type				_	_	_	_	_
BIT	7	6	5	4	3	2	1	0
Field				PSFT	_5[7:0]	•	•	
Reset		0x85						
Access Type				Write	Read			

BITFIELD	BITS	DESCRIPTION
PSFT_5	7:0	LED 5 Phase Select.

PSFT_6 (0x26)

PSFT_6 is a read/write register that controls the phase shift for LED6.

BIT	12	11	10	9	8
Field	_		_	_	_
Reset	_	_	_	_	_
Access Type	_	-	_	_	_

MAX25608

Twelve Switch High Brightness LED Matrix Manager for Automotive Front Lights

BIT	7	6	5	4	3	2	1	0
Field		PSFT_6[7:0]						
Reset		0x106						
Access Type		Write, Read						

BITFIELD	BITS	DESCRIPTION
PSFT_6	7:0	LED 6 Phase Select.

PSFT_7 (0x27)

PSFT_7 is a read/write register that controls the phase shift for LED7.

BIT			•	12	11	10	9	8
Field				_	_	_	_	_
Reset				_	_	_	_	_
Access Type				_	_	_	_	_
BIT	7	6	5	4	3	2	1	0
Field		,	•	PSFT _.	_7[7:0]			
Reset		0x128						
Access Type				Write,	Read			

BITFIELD	BITS	DESCRIPTION
PSFT_7	7:0	LED 7 Phase Select.

PSFT_8 (0x28)

PSFT 8 is a read/write register that controls the phase shift for LED8.

BIT				12	11	10	9	8
Field				_	_	_	_	_
Reset				_	_	_	_	_
Access Type				-	-	-	_	-
BIT	7	6	5	4	3	2	1	0
Field				PSFT	_8[7:0]		•	
Reset		0x149						
Access Type				Write	, Read			

BITFIELD	BITS	DESCRIPTION
PSFT_8	7:0	LED 8 Phase Select.

PSFT 9 (0x29)

PSFT_9 is a read/write register that controls the phase shift for LED9.

BIT				12	11	10	9	8
Field				_	_	_	_	-
Reset				_	_	_	_	-
Access Type				_	_	_	_	_
BIT	7	6	5	4	3	2	1	0
Field				PSFT	_9[7:0]	•		
Reset				0x	170			
Access Type				Write	, Read			

BITFIELD	BITS	DESCRIPTION
PSFT_9	7:0	LED 9 Phase Select.

PSFT_10 (0x2A)

PSFT_10 is a read/write register that controls the phase shift for LED10.

BIT				12	11	10	9	8
Field				_	_	_	_	_
Reset				_	_	_	_	_
Access Type				-	_	_	_	_
BIT	7	6	5	4	3	2	1	0
Field				PSFT_	10[7:0]			
Reset				0x	192			
Access Type				Write	, Read			

BITFIELD	BITS	DESCRIPTION
PSFT_10	7:0	LED 10 Phase Select.

PSFT_11 (0x2B)

PSFT 11 is a read/write register that controls the phase shift for LED11.

BIT				12	11	10	9	8	
Field				_	_	_	_	_	
Reset				_	_	_	_	_	
Access Type				_	_	-	-	_	
BIT	7	6	5	4	3	2	1	0	
Field				PSFT_	_11[7:0]			•	
Reset				0x	213				
Access Type			0x213 Write, Read						

BITFIELD	BITS	DESCRIPTION
PSFT_11	7:0	LED 11 Phase Select.

PSFT_12 (0x2C)

PSFT_12 is a read/write register that controls the phase shift for LED12.

BIT				12	11	10	9	8
Field				_	_	-	_	-
Reset				_	-	-	_	-
Access Type				_	_	_	_	-
BIT	7	6	5	4	3	2	1	0
Field				PSFT_	12[7:0]			•
Reset				0x2	234			
Access Type				Write,	Read			

BITFIELD	BITS	DESCRIPTION
PSFT_12	7:0	LED 12 Phase Select.

TDIM GRP (0x30)

TDIM_GRP is a read/write register that allows the user to assign the same dimming period to one or more LED drivers. The contents of TDIM are written to the desired group specified by TDIM_GROUP.

Example:

If TDIM_GROUP == Group A, PSFT == 001, and LED12, LED9, and LED6 are assigned to Group A (through CNFG GRPA), then TDIM 12, TDIM 9, and TDIM 6 contain 001 after the transaction is executed.

BIT	<u></u>		_	12	11	10	9	8
Field				_	_	_	_	_
Reset				_	_	_	_	-
Access Type				_	-	-	_	_
BIT	7	6	5	4	3	2	1	0
Field	_	_	TDIM_GF	ROUP[1:0]	_		TDIM[2:0]	•
Reset	_	-	0	x1	_		0b000	
Access Type	_	_	Write	, Read	_		Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
		Group Select: Bit 0: Group A selected Bit 1: Group B selected	
TDIM_GROU P	5:4	Multiple groups can be selected at a time. Note: 0000 is not a valid selection, the transaction is not executed and the 4-bit value is unchanged.	

BITFIELD	BITS	DESCRIPTION	DECODE
TDIM	2:0	Dimming Period Select	0x0: update PWM duty cycle every 1 PWM period 0x1: update PWM duty cycle every 2 PWM periods 0x2: update PWM duty cycle every 4 PWM periods 0x3: update PWM duty cycle every 8 PWM periods 0x4: update PWM duty cycle every 16 PWM periods 0x5: update PWM duty cycle every 32 PWM periods 0x6: update PWM duty cycle every 32 PWM periods 0x6: update PWM duty cycle every 32 PWM periods 0x7: update PWM duty cycle every 32 PWM periods 1 PWM period = 8,192 clock cycles by default (PWM period configured by bits [3:2] of register address 0x02)

TDIM 3 2 1 (0x31)

TDIM 3 2 1 is a read/write register that controls the dimming period for LED drivers 3, 2, and 1.

BIT				12	11	10	10 9 8		
Field				_	_		TDIM_3[2:0]		
Reset				-	_		0b000 Write, Read		
Access Type			– – Write				Write, Read		
BIT	7	6	5	4	3	2	1	0	
Field	_		TDIM_2[2:0]		_				
Reset	_		0b000		_	0b000			
110001			00000		1	0b000 Write, Read			

BITFIELD	BITS	DESCRIPTION	DECODE
TDIM_3	10:8	LED 3 Dimming Period Select	0x0: Update PWM duty cycle every 1 PWM period. 0x1: Update PWM duty cycle every 2 PWM periods. 0x2: Update PWM duty cycle every 4 PWM periods. 0x3: Update PWM duty cycle every 8 PWM periods. 0x4: Update PWM duty cycle every 16 PWM periods. 0x5: Update PWM duty cycle every 32 PWM periods. 0x6: Update PWM duty cycle every 32 PWM periods. 0x7: Update PWM duty cycle every 32 PWM periods. 1 PWM period = 8,192 clock cycles by default (PWM period configured by bits [3:2] of register address 0x02)

BITFIELD	BITS	DESCRIPTION	DECODE
TDIM_2	6:4	LED 2 Dimming Period Select	0x0: Update PWM duty cycle every 1 PWM period. 0x1: Update PWM duty cycle every 2 PWM periods. 0x2: Update PWM duty cycle every 4 PWM periods. 0x3: Update PWM duty cycle every 8 PWM periods. 0x4: Update PWM duty cycle every 16 PWM periods. 0x5: Update PWM duty cycle every 32 PWM periods. 0x6: Update PWM duty cycle every 32 PWM periods. 0x6: Update PWM duty cycle every 32 PWM periods. 0x7: Update PWM duty cycle every 32 PWM periods. 1 PWM period = 8,192 clock cycles by default (PWM period configured by bits [3:2] of register address 0x02)
TDIM_1	2:0	LED 1 Dimming Period Select	0x0: Update PWM duty cycle every 1 PWM period. 0x1: Update PWM duty cycle every 2 PWM periods. 0x2: Update PWM duty cycle every 4 PWM periods. 0x3: Update PWM duty cycle every 8 PWM periods. 0x4: Update PWM duty cycle every 16 PWM periods. 0x5: Update PWM duty cycle every 32 PWM periods. 0x6: Update PWM duty cycle every 32 PWM periods. 0x6: Update PWM duty cycle every 32 PWM periods. 0x7: Update PWM duty cycle every 32 PWM periods. 1 PWM period = 8,192 clock cycles by default (PWM period configured by bits [3:2] of register address 0x02)

TDIM 6 5 4 (0x32)

TDIM_6_5_4 is a read/write register that controls the dimming period for LED drivers 6, 5, and 4.

BIT				12	11	10 9 8				
Field				_	_		TDIM_6[2:0]			
Reset				_	_	0b000				
Access Type				-	_	Write, Read				
BIT	7	6	5	4	3	2	1	0		
Field	_		TDIM_5[2:0]		_	TDIM_4[2:0]				
Reset	_		0b000			0b000				
Access						Write, Read				

BITFIELD	BITS	DESCRIPTION	DECODE
TDIM_6	10:8	LED 6 Dimming Period Select	0x0: Update PWM duty cycle every 1 PWM period. 0x1: Update PWM duty cycle every 2 PWM periods. 0x2: Update PWM duty cycle every 4 PWM periods. 0x3: Update PWM duty cycle every 8 PWM periods. 0x4: Update PWM duty cycle every 16 PWM periods. 0x5: Update PWM duty cycle every 32 PWM periods. 0x6: Update PWM duty cycle every 32 PWM periods. 0x7: Update PWM duty cycle every 32 PWM periods. 1 PWM period = 8,192 clock cycles by default (PWM period configured by bits [3:2] of register address 0x02)
TDIM_5	6:4	LED 5 Dimming Period Select	0x0: Update PWM duty cycle every 1 PWM period. 0x1: Update PWM duty cycle every 2 PWM periods. 0x2: Update PWM duty cycle every 4 PWM periods. 0x3: Update PWM duty cycle every 8 PWM periods. 0x4: Update PWM duty cycle every 16 PWM periods. 0x5: Update PWM duty cycle every 32 PWM periods. 0x6: Update PWM duty cycle every 32 PWM periods. 0x6: Update PWM duty cycle every 32 PWM periods. 0x7: Update PWM duty cycle every 32 PWM periods. 1 PWM period = 8,192 clock cycles by default (PWM period configured by bits [3:2] of register address 0x02)
TDIM_4	2:0	LED 4 Dimming Period Select	0x0: Update PWM duty cycle every 1 PWM period. 0x1: Update PWM duty cycle every 2 PWM periods. 0x2: Update PWM duty cycle every 4 PWM periods. 0x3: Update PWM duty cycle every 8 PWM periods. 0x4: Update PWM duty cycle every 16 PWM periods. 0x5: Update PWM duty cycle every 32 PWM periods. 0x5: Update PWM duty cycle every 32 PWM periods. 0x6: Update PWM duty cycle every 32 PWM periods. 0x7: Update PWM duty cycle every 32 PWM periods. 1 PWM period = 8,192 clock cycles by default (PWM period configured by bits [3:2] of register address 0x02)

TDIM 9 8 7 (0x33)

TDIM_9_8_7 is a read/write register that controls the dimming period for LED drivers 9, 8, and 7.

BIT				12	11	10 9 8			
Field				_	_	TDIM_9[2:0]			
Reset				-	-	0b000			
Access Type				-	_	Write, Read			
BIT	7	6	5	4	3	2	1	0	
Field	_		TDIM_8[2:0]		_	TDIM_7[2:0]			
Reset	_		0b000			0b000			
Access Type	_						Write, Read		

BITFIELD	BITS	DESCRIPTION	DECODE
TDIM_9	10:8	LED 9 Dimming Period Select	0x0: Update PWM duty cycle every 1 PWM period. 0x1: Update PWM duty cycle every 2 PWM periods. 0x2: Update PWM duty cycle every 4 PWM periods. 0x3: Update PWM duty cycle every 8 PWM periods. 0x4: Update PWM duty cycle every 16 PWM periods. 0x5: Update PWM duty cycle every 32 PWM periods. 0x6: Update PWM duty cycle every 32 PWM periods. 0x7: Update PWM duty cycle every 32 PWM periods. 1 PWM period = 8,192 clock cycles by default (PWM period configured by bits [3:2] of register address 0x02)
TDIM_8	6:4	LED 8 Dimming Period Select	 0x0: Update PWM duty cycle every 1 PWM period. 0x1: Update PWM duty cycle every 2 PWM periods. 0x2: Update PWM duty cycle every 4 PWM periods. 0x3: Update PWM duty cycle every 8 PWM periods. 0x4: Update PWM duty cycle every 16 PWM periods. 0x5: Update PWM duty cycle every 32 PWM periods. 0x6: Update PWM duty cycle every 32 PWM periods. 0x7: Update PWM duty cycle every 32 PWM periods. 1 PWM period = 8,192 clock cycles by default (PWM period configured by bits [3:2] of register address 0x02)

BITFIELD	BITS	DESCRIPTION	DECODE
TDIM_7	2:0	LED 7 Dimming Period Select	0x0: Update PWM duty cycle every 1 PWM period. 0x1: Update PWM duty cycle every 2 PWM periods. 0x2: Update PWM duty cycle every 4 PWM periods. 0x3: Update PWM duty cycle every 8 PWM periods. 0x4: Update PWM duty cycle every 16 PWM periods. 0x5: Update PWM duty cycle every 32 PWM periods. 0x6: Update PWM duty cycle every 32 PWM periods. 0x7: Update PWM duty cycle every 32 PWM periods. 1 PWM period = 8,192 clock cycles by default (PWM period configured by bits [3:2] of register address 0x02)

TDIM 12 11 10 (0x34)

TDIM_12_11_10 is a read/write register that controls the dimming period for LED drivers 12, 11, and 10.

BIT				12	11	10 9 8			
Field				-	_		TDIM_12[2:0]		
Reset				_	_	0b000			
Access Type				-	_	Write, Read			
BIT	7	6	5	4	3	2	1	0	
Field	_		TDIM_11[2:0]		_	TDIM_10[2:0]			
Reset	_		0b000			0b000			
110001			0b000 Write, Read				0.000		

BITFIELD	BITS	DESCRIPTION	DECODE
TDIM_12	10:8	LED 12 Dimming Period Select	0x0: Update PWM duty cycle every 1 PWM period. 0x1: Update PWM duty cycle every 2 PWM periods. 0x2: Update PWM duty cycle every 4 PWM periods. 0x3: Update PWM duty cycle every 8 PWM periods. 0x4: Update PWM duty cycle every 16 PWM periods. 0x5: Update PWM duty cycle every 32 PWM periods. 0x6: Update PWM duty cycle every 32 PWM periods. 0x6: Update PWM duty cycle every 32 PWM periods. 0x7: Update PWM duty cycle every 32 PWM periods. 1 PWM period = 8,192 clock cycles by default (PWM period configured by bits [3:2] of register address 0x02)

BITFIELD	BITS	DESCRIPTION	DECODE
TDIM_11	6:4	LED 11 Dimming Period Select	0x0: Update PWM duty cycle every 1 PWM period. 0x1: Update PWM duty cycle every 2 PWM periods. 0x2: Update PWM duty cycle every 4 PWM periods. 0x3: Update PWM duty cycle every 8 PWM periods. 0x4: Update PWM duty cycle every 16 PWM periods. 0x5: Update PWM duty cycle every 32 PWM periods. 0x6: Update PWM duty cycle every 32 PWM periods. 0x6: Update PWM duty cycle every 32 PWM periods. 0x7: Update PWM duty cycle every 32 PWM periods. 1 PWM period = 8,192 clock cycles by default (PWM period configured by bits [3:2] of register address 0x02)
TDIM_10	2:0	LED 10 Dimming Period Select	0x0: Update PWM duty cycle every 1 PWM period. 0x1: Update PWM duty cycle every 2 PWM periods. 0x2: Update PWM duty cycle every 4 PWM periods. 0x3: Update PWM duty cycle every 8 PWM periods. 0x4: Update PWM duty cycle every 16 PWM periods. 0x5: Update PWM duty cycle every 32 PWM periods. 0x6: Update PWM duty cycle every 32 PWM periods. 0x6: Update PWM duty cycle every 32 PWM periods. 0x7: Update PWM duty cycle every 32 PWM periods. 1 PWM period = 8,192 clock cycles by default (PWM period configured by bits [3:2] of register address 0x02)

PWM GRPA DUTY (0x40)

PWM_GRPA_DUTY is a read/write register that allows the user to assign the same duty cycle and enable/disable PWM dimming to one or more LED drivers.

The contents of DUTY_A are written to LEDs assigned to Group A.

Example:

If DUTY_A == 0x0AA and LED11, LED8, and LED5 are assigned to Group A (through CNFG_GRPA), then DUTY_11, DUTY_8, and DUTY_5 contain 0x0AA after the transaction is executed.

BIT	12	11	10	9	8	
Field	FADE_A	DUTY_A[11:8]				
Reset	0b0	0x000				
Access Type	Write, Read	Write, Read				

BIT	7	6	5	4	3	2	1	0
Field		DUTY_A[7:0]						
Reset		0x000						
Access Type				Write,	Read			

BITFIELD	BITS	DESCRIPTION	DECODE
FADE_A	12	Group A PWM Dimming Enable	0x0: Disabled 0x1: Enabled
DUTY_A	11:0	Group A Duty-Cycle Selection: 0x000 = Off 0x001 = 1/4,095 duty cycle 0xfff = 100% duty cycle	

PWM_GRPB_DUTY (0x41)

PWM_GRPB_DUTY is a read/write register that allows the user to assign the same duty cycle and enable/disable PWM dimming to one or more LED drivers.

The contents of DUTY_B are written to LEDs assigned to Group B.

Example:

If DUTY_B == 0x0AA and LED11, LED9, and LED6 are assigned to Group B (through CNFG_GRPB), then DUTY_11, DUTY_9, and DUTY_6 contain 0x0AA after the transaction is executed.

BIT				12	11	10	9	8
Field				FADE_B	DUTY_B[11:8]			
Reset					0x000			
Access Type				Write, Read	Write, Read			
BIT	7	6	5	4	3	2	1	0
Field			•	DUTY_	B[7:0]			
Reset	0x000							
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
FADE_B	12	Group B PWM Dimming Enable	0x0: Enabled 0x1: Disabled
DUTY_B	11:0	Group B Duty-Cycle Selection: 0x000 = Off 0x001 = 1/4,095 duty cycle 0xfff = 100% duty cycle	

PWM1 (0x42)

PWM1 is a read/write register that configures the LED1 duty cycle and enables/disables PWM dimming.

BIT				12	11	10	9	8	
Field				FADE_1	DUTY_1[11:8]				
Reset				0b0	0x000				
Access Type				Write, Read	Write, Read				
BIT	7	6	5	4	3	2	1	0	
Field		DUTY_1[7:0]							
Reset				0x0	000				
Access Type				Write,	Read				
BITFIELD	BITS		DESCRIP	TION		D	ECODE		
FADE_1	12	LED1 PWM	Dimming Ena	able	0x0: Ei 0x1: D				
		LED1 Duty-0	Cycle Selection	on:					

PWM2 (0x43)

DUTY_1

PWM2 is a read/write register that configures the LED2 duty cycle and enables/disables PWM dimming.

0x000 = Off

0x001 = 1/4,095 duty cycle

0xfff = 100% duty cycle

11:0

BIT				12	11	10	9	8	
Field				FADE_2	DUTY_2[11:8]				
Reset				0b0	0x000				
Access Type				Write, Read	Write, Read				
BIT	7	6	5	4	3	2	1	0	
Field				DUTY_	2[7:0]			•	
Reset	0x000								
Access Type		Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
FADE_2	12	LED2 PWM Dimming Enable	0x0: Enabled 0x1: Disabled
DUTY_2	11:0	LED2 Duty-Cycle Selection: 0x000 = Off 0x001 = 1/4,095 duty cycle 0xfff = 100% duty cycle	

PWM3 (0x44)

PWM3 is a read/write register that configures the LED3 duty cycle and enables/disables PWM dimming.

BIT				12	11	10	9	8	
Field				FADE_3	DUTY_3[11:8]				
Reset				0b0	0x000				
Access Type				Write, Read	Read				
BIT	7	6	5	4	3	2	1	0	
Field		DUTY_3[7:0]							
Reset				0x0	000				
Access Type				Write,	Read				
BITFIELD	BITS		DESCRIP	TION		D	ECODE		
FADE_3	12	LED3 PWM	Dimming Ena	ible	0x0: Er 0x1: Di				
			LED3 Duty-Cycle Selection: 0x000 = Off						

PWM4 (0x45)

11:0

DUTY_3

PWM4 is a read/write register that configures the LED4 duty cycle and enables/disables PWM dimming.

0x001 = 1/4,095 duty cycle

0xfff = 100% duty cycle

BIT				12	11	10	9	8	
Field				FADE_4	DUTY_4[11:8]				
Reset				0b0	0x000				
Access Type				Write, Read	Write, Read				
BIT	7	6	5	4	3	2	1	0	
Field			•	DUTY	_4[7:0]		•	_	
Reset	0x000								
Access Type		Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
FADE_4	12	LED4 PWM Dimming Enable	0x0: Enabled 0x1: Disabled
DUTY_4	11:0	LED4 Duty-Cycle Selection: 0x000= off 0x001 = 1/4,095 duty cycle 0xfff = 100% duty cycle	

PWM5 (0x46)

PWM5 is a read/write register that configures the LED5 duty cycle and enables/disables PWM dimming.

BIT				12	11	10	9	8	
Field				FADE_5		DUTY_5[11:8]			
Reset				0b0		0x000			
Access Type				Write, Read	Write, Read				
BIT	7	6	5	4	3	2	1	0	
Field		DUTY_5[7:0]							
Reset				0x0	000				
Access Type				Write,	Read				
BITFIELD	BITS	DESCRIPTION DECODE							
FADE_5	12	LED5 PWM	Dimming Ena	ble	0x0: Ei 0x1: Di				
-		LED5 Duty-	LED5 Duty-Cycle Selection:						

PWM6 (0x47)

DUTY_5

PWM6 is a read/write register that configures the LED6 duty cycle and enables/disables PWM dimming.

0x000 = Off

0x001 = 1/4,095 duty cycle

0xfff = 100% duty cycle

11:0

BIT				12	11	10	9	8	
Field				FADE_6	DUTY_6[11:8]				
Reset					0x000				
Access Type				Write, Read	Write, Read				
BIT	7	6	5	4	3	2	1	0	
Field				DUTY_	6[7:0]	•		•	
Reset	0x000								
Access Type		Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
FADE_6	12	LED6 PWM Dimming Enable	0x0: Enabled 0x1: Disabled
DUTY_6	11:0	LED6 Duty-Cycle Selection: 0x000 = Off 0x001 = 1/4,095 duty cycle 0xfff = 100% duty cycle	

PWM7 (0x48)

PWM7 is a read/write register that configures the LED7 duty cycle and enables/disables PWM dimming.

BIT				12	11	10	9	8		
Field						DUTY_7[11:8]				
Reset				0b0		0x000				
Access Type				Write, Read		Write,	Read			
BIT	7	6	5	4	3	2	1	0		
Field				DUTY	_7[7:0]					
Reset				0x0	000					
Access Type		Write, Read								
BITFIELD	BITS DESCRIPTION DECODE									
FADE_7	12	12 LED7 PWM Dimming Enable			le 0x0: Enabled					

BITFIELD	BITS	DESCRIPTION	DECODE
FADE_7	12	LED7 PWM Dimming Enable	0x0: Enabled 0x1: Disabled
DUTY_7	11:0	LED7 Duty-Cycle Selection: 0x000 = Off 0x001 = 1/4,095 duty cycle 0xfff = 100% duty cycle	

PWM8 (0x49)

PWM8 is a read/write register that configures the LED8 duty cycle and enables/disables PWM dimming.

BIT				12	11	10	9	8
Field				FADE_8	DUTY_8[11:8]			
Reset				0b0	0b0 0x000			
Access Type				Write, Read	ad Write, Read			
BIT	7	6	5	4	3	2	1	0
Field			•	DUTY_	8[7:0]	•		
Reset	0x000							
Access Type		Write, Read						

BITFIELD	BITS	DESCRIPTION	DECODE
FADE_8	12	LED8 PWM Dimming Enable	0x0: Enabled 0x1: Disabled
DUTY_8	11:0	LED8 Duty-Cycle Selection: 0x000 = Off 0x001 = 1/4,095 duty cycle 0xfff = 100% duty cycle	

PWM9 (0x4A)

PWM9 is a read/write register that configures the LED9 duty cycle and enables/disables PWM dimming.

BIT				12	11	10	9	8
Field						DUTY_9[11:8]		
Reset						0x000		
Access Type				Write, Read	Write, Read			
BIT	7	6	5	4	3	2	1	0
Field		DUTY_9[7:0]						'
Reset				0x0	000			
Access Type				Write,	Read			
BITFIELD	BITS	DESCRIPTION DECODE						
FADE_9	12	LED9 PWM	ED9 PWM Dimming Enable			nabled sabled		
		LED9 Duty-	Cycle Selectio	n:				

PWM10 (0x4B)

DUTY_9

PWM10 is a read/write register that configures the LED10 duty cycle and enables/disables PWM dimming.

0x000 = Off

0x001 = 1/4,095 duty cycle

0xfff = 100% duty cycle

11:0

BIT				12	11	10	9	8
Field				FADE_10	DUTY_10[11:8]			
Reset				0b0	0b0 0x000			
Access Type				Write, Read	Read Write, Read			
BIT	7	6	5	4	3	2	1	0
Field			•	DUTY_1	10[7:0]			•
Reset	0x000							
Access Type		Write, Read						

BITFIELD	BITS	DESCRIPTION	DECODE
FADE_10	12	LED10 PWM Dimming Enable	0x0: Enabled 0x1: Disabled
DUTY_10	11:0	LED10 Duty-Cycle Selection: 0x000 = Off 0x001 = 1/4,095 duty cycle 0xfff = 100% duty cycle	

PWM11 (0x4C)

PWM11 is a read/write register that configures the LED11 duty cycle and enables/disables PWM dimming.

BIT				12	11	10	9	8
Field				FADE_11	DUTY_11[11:8]			
Reset				0b0	0x000			
Access Type				Write, Read		Write,	Read	
BIT	7	6	5	4	3	2	1	0
Field			•	DUTY_	11[7:0]			
Reset				0x0	000			
Access Type	Write, Read							
BITFIELD	BITS DESCRIPTION DECODE							

BITFIELD	BITS	DESCRIPTION	DECODE
FADE_11	12	LED11 PWM Dimming Enable	0x0: Enabled 0x1: Disabled
DUTY_11	11:0	LED11 Duty-Cycle Selection: 0x000 = Off 0x001 = 1/4,095 duty cycle 0xfff = 100% duty cycle	

PWM12 (0x4D)


PWM12 is a read/write register that configures the LED12 duty cycle and enables/disables PWM dimming.

BIT					11	10	9	8
Field				FADE_12	DUTY_12[11:8]			
Reset				0b0	0b0 0x000			
Access Type					Write, Read			
BIT	7	6	5	4	3	2	1	0
Field			•	DUTY_	12[7:0]			
Reset	0x000							
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
FADE_12	12	LED12 PWM Dimming Enable	0x0: Enabled 0x1: Disabled
DUTY_12	11:0	LED12 Duty-Cycle Selection: 0x000 = Off 0x001 = 1/4,095 duty cycle 0xfff = 100% duty cycle	

Typical Application Circuits

Typical Application Circuit



Ordering Information

PART NUMBER	TEMP RANGE	PIN-PACKAGE
MAX25608AUI/V+	-40°C to +125°C	28-TSSOP-EP*

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

N denotes an automotive qualified part.

^{*}EP = Exposed pad.

MAX25608

Twelve Switch High Brightness LED Matrix Manager for Automotive Front Lights

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	8/21	Release for Market Intro	_

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for LED Lighting Drivers category:

Click to view products by Maxim manufacturer:

Other Similar products are found below:

LV5235V-MPB-H MB39C602PNF-G-JNEFE1 MIC2871YMK-T5 AL1676-10BS7-13 AL1676-20AS7-13 AP5726WUG-7 MX877RTR

ICL8201 IS31BL3228B-UTLS2-TR IS31BL3506B-TTLS2-TR AL3157F-7 AP5725FDCG-7 AP5726FDCG-7 LV52204MTTBG

AP5725WUG-7 STP4CMPQTR NCL30086BDR2G CAT4004BHU2-GT3 LV52207AXA-VH AP1694AS-13 TLE4242EJ AS3688

IS31LT3172-GRLS4-TR TLD2311EL KTD2694EDQ-TR KTZ8864EJAA-TR IS32LT3174-GRLA3-TR ZXLD1374QESTTC MP2488DN-LF-Z NLM0010XTSA1 AL1676-20BS7-13 MPQ7220GF-AEC1-P MPQ4425BGJ-AEC1-P MPQ7220GF-AEC1-Z MPQ4425BGJ-AEC1-Z IS31FL3737B-QFLS4-TR IS31FL3239-QFLS4-TR KTD2058EUAC-TR KTD2037EWE-TR DIO5662ST6 IS31BL3508A-TTLS2-TR

MAX20052CATC/V+ MAX25606AUP/V+ BD6586MUV-E2 BD9206EFV-E2 BD9416FS-E2 LYT4227E LYT6079C-TL MP3394SGF-P MP4689AGN-P