# High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

#### **General Description**

In the Darwin family, the MAX32670/MAX32671 are ultralow-power, cost-effective, high-reliability 32-bit microcontrollers enabling designs with complex sensor processing without compromising battery life. They combine a flexible and versatile power management unit with the powerful Arm® Cortex®-M4 processor with a floating point unit (FPU). The MAX32670/MAX32671 also offer legacy designs an easy and cost optimal upgrade path from 8- or 16-bit microcontrollers.

The devices integrate up to 384KB of flash and 160KB of SRAM to accommodate application and sensor code. Error correction coding (ECC), capable of single error correction and double error detection (SEC-DED), is implemented over the entire flash, RAM, and cache to ensure ultra-reliable code execution for demanding applications. Additional features such as the two windowed watchdog timers with fully flexible and independent clocking have been added to further enhance reliable operation. Brownout detection ensures proper operation during power-down/power-up events and unexpected supply transients.

Multiple high-speed peripherals such as 3.4MHz I<sup>2</sup>C, 50MHz SPI, and 4MBd UARTs are included to maximize communication bandwidth. In addition, a low-power UART is available for operation in the lowest power sleep modes to facilitate wakeup on activity without any loss of data. A total of six timers with I/O capability are provided, including two low-power timers to enable pulse counting, capture/compare, and PWM generation even in the lowest power sleep modes. All of this capability is packaged in a tiny form factor: 5mm x 5mm, 40-pin TQFN-EP.

### **Applications**

- Smart Sensor Controller
- Industrial Sensors
- Optical Communication Modules
- Secure Radio Modem Controller
- Battery-Powered Medical Devices
- System Housekeeping Controller
- Algorithm Coprocessor

#### Ordering Information appears at end of data sheet.

Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

CoreMark is a registered trademark of EEMBC.

Motorola is a registered trademark of Motorola Trademark Holdings, LLC.


#### **Benefits and Features**

- High-Efficiency Microcontroller for Low-Power, High-Reliability Devices
  - · Arm Cortex-M4 Core with FPU up to 100MHz
  - 384KB Flash Memory with Error Correction
  - 160KB SRAM (128KB with ECC Enabled), Optionally Preserved in Lowest Power Modes
  - 16KB Unified Cache with ECC
  - UART Bootloader
  - · Dual- or Single-Supply Operation
    - Ultra-Low 0.9V to 1.1V V<sub>CORE</sub> Supply Voltage
    - Internal LDO Operation from 1.7V to 3.6V Single Supply
  - Wide Operating Temperature: -40°C to +105°C
- Flexible Clocking Schemes
  - · Internal High-Speed 100MHz Oscillator
  - Internal Low-Power 7.3728MHz and Ultra-Low-Power 80kHz Oscillators
  - 16MHz to 32MHz Oscillator (External Crystal Required)
  - 32.768kHz Oscillator (External Crystal Required)
  - · External Clock Input for the Core
  - · External Clock Input for the LPUART and LPTMR
- Power Management Maximizes Uptime for Battery Applications
  - 44µA/MHz Active at 0.9V up to 12MHz
  - 50µA/MHz Active at 1.1V up to 100MHz
  - 2.6μA Full Memory Retention Power in BACKUP Mode at V<sub>DD</sub> = 1.8V
  - 350nA Ultra-Low-Power RTC at V<sub>DD</sub> = 1.8V
  - Wake from LPUART or LPTMR
- Optimal Peripheral Mix Provides Platform Scalability
  - Up to 31 General-Purpose I/O Pins
  - Up to Three SPI Master/Slave (up to 50MHz)
  - Up to Three 4-Wire UART (up to 4MBd)
  - One Low-Power UART (LPUART)
  - Up to Three I<sup>2</sup>C Master/Slave 3.4Mbps High Speed
  - 8-Channel Standard DMA Controller
  - Up to Four 32-Bit Timers (TMR)
  - Up to Two Low-Power 32-Bit Timers (LPTMR)
  - · Two Windowed Watchdog Timers
  - One I<sup>2</sup>S Slave for Digital Audio Interface
- · Security and Integrity
  - Available Secure Boot
  - AES 128/192/256 Hardware Acceleration Engine
  - TRNG Compliant to SP800-90B
  - · 32-Bit CRC Acceleration Engine



# High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

### **Simplified Block Diagram**



# High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

#### **TABLE OF CONTENTS**

| General Description                               | 1    |
|---------------------------------------------------|------|
| Applications                                      | 1    |
| Benefits and Features                             | 1    |
| Simplified Block Diagram                          | 2    |
| Absolute Maximum Ratings                          | 7    |
| Package Information                               | 7    |
| 40 TQFN-EP                                        | 7    |
| Electrical Characteristics                        | 7    |
| Electrical Characteristics—SPI                    | . 24 |
| Electrical Characteristics—I <sup>2</sup> C       | . 25 |
| Electrical Characteristics—I <sup>2</sup> S Slave | . 27 |
| Pin Configuration                                 | . 31 |
| 40 TQFN                                           | . 31 |
| Pin Description                                   | . 31 |
| Detailed Description                              | . 35 |
| MAX32670/MAX32671                                 | . 35 |
| Arm Cortex-M4 Processor with FPU Engine           | . 35 |
| Memory                                            | . 35 |
| Internal Flash Memory                             | . 35 |
| Internal SRAM                                     | . 35 |
| Clocking Scheme                                   | . 35 |
| General-Purpose I/O and Special Function Pins     | . 36 |
| Standard DMA Controller                           |      |
| Power Management                                  | . 37 |
| Power Management Unit                             | . 37 |
| ACTIVE Mode                                       | . 37 |
| SLEEP Mode                                        | . 37 |
| DEEPSLEEP Mode                                    | . 37 |
| BACKUP Mode                                       | . 38 |
| STORAGE Mode                                      | . 38 |
| Real-Time Clock                                   |      |
| Windowed Watchdog Timer (WWDT)                    | . 38 |
| 32-Bit Timer/Counter/PWM (TMR, LPTMR)             | . 39 |
| Serial Peripherals                                | . 40 |
| I <sup>2</sup> C Interface (I2C)                  |      |
| Serial Peripheral Interface (SPI)                 |      |
| I <sup>2</sup> S Interface (I2S)                  | . 41 |
| UART (UART I PUART)                               | . 41 |

# High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

# TABLE OF CONTENTS (CONTINUED) Security 42 AES 42 True Random Number Generator (TRNG) 42 CRC Module 42 Bootloader 42 Secure Boot 43 Debug and Development Interface (SWD) 43 Applications Information 44 Bypass Capacitors 44 Bootloader Activation 44 Ordering Information 44

# High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

| LIST OF FIGURES                           |    |
|-------------------------------------------|----|
| Figure 1. Power-Supply Operational Modes  | 28 |
| Figure 2. SPI Master Mode Timing Diagram  | 29 |
| Figure 3. SPI Slave Mode Timing Diagram   | 29 |
| Figure 4. I <sup>2</sup> C Timing Diagram | 30 |

# High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

| LIST OF TABLES                         |    |
|----------------------------------------|----|
| Fable 1. BACKUP Mode RAM Retention     | 38 |
| Fable 2. Timer Configuration Options   | 39 |
| Fable 3. SPI Configuration Options     | 41 |
| Fable 4. UART Configuration Options    | 42 |
| Fable 5. Bootloader Activation Summary | 44 |

# High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

#### **Absolute Maximum Ratings**

| (All voltages with respect to V <sub>SS</sub> , unless oth | erwise noted.)                 |
|------------------------------------------------------------|--------------------------------|
| V <sub>CORE</sub>                                          | 0.3V to +1.21V                 |
| V <sub>DD</sub>                                            |                                |
| 32KIN, 32KOUT, HFXIN, HFXOUT                               | 0.3V to V <sub>DD</sub> + 0.3V |
| RSTN, GPIO                                                 | 0.3V to V <sub>DD</sub> + 0.3V |
| Total Current into All GPIO Combined (sink)                | )100mA                         |
| V <sub>SS</sub>                                            | 100mA                          |
| Output Current (sink) by Any GPIO Pin                      | 25mA                           |

| Output C  | urrent | (sou   | rce) by An  | y GPIO Pir   | າ             | 25mA       |
|-----------|--------|--------|-------------|--------------|---------------|------------|
| Continuo  | us Pa  | ckage  | e Power D   | issipation 4 | 10 TQFN-EP (m | nultilayei |
| board)    | $T_A$  | =      | +70°C       | (derate      | 35.7mW/°C     | above      |
| +70°C)    |        |        |             |              | 285           | 7.10mW     |
| Operating | g Tem  | perat  | ure Range   |              | 40°C to       | +105°C     |
| Storage 7 | Tempe  | eratur | e Range     |              | 65°C to       | +150°C     |
| Soldering | g Temp | perati | ure (reflow | ')           |               | .+260°C    |
|           |        |        |             |              |               |            |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Package Information**

#### 40 TQFN-EP

| T4055+1        |
|----------------|
| <u>21-0140</u> |
| 90-0016        |
|                |
| 45°C/W         |
| 2°C/W          |
|                |
| 28°C/W         |
| 2°C/W          |
|                |

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maximintegrated.com/thermal-tutorial">www.maximintegrated.com/thermal-tutorial</a>.

#### **Electrical Characteristics**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +105°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

| PARAMETER                   | SYMBOL                                                         | CONDITIONS                                                   |                    | MIN   | TYP  | MAX   | UNITS |   |  |  |  |  |
|-----------------------------|----------------------------------------------------------------|--------------------------------------------------------------|--------------------|-------|------|-------|-------|---|--|--|--|--|
| POWER / BOTH SINGLE         | POWER / BOTH SINGLE-SUPPLY OPERATION AND DUAL-SUPPLY OPERATION |                                                              |                    |       |      |       |       |   |  |  |  |  |
| Supply Voltage              | V <sub>DD</sub>                                                |                                                              |                    | 1.71  | 1.8  | 3.63  | V     |   |  |  |  |  |
|                             |                                                                |                                                              | OVR = [00]         | 0.855 | 0.9  | 0.945 |       |   |  |  |  |  |
|                             | V <sub>CORE</sub>                                              | Dual-supply operation                                        | OVR = [01]         | 0.95  | 1.0  | 1.05  | V     |   |  |  |  |  |
| Supply Voltage, Core        |                                                                |                                                              | Default OVR = [10] | 1.045 | 1.1  | 1.155 |       |   |  |  |  |  |
|                             |                                                                | No power supply connection for single supply operation       |                    |       | _    |       |       |   |  |  |  |  |
| Power-Fail Reset<br>Voltage | V <sub>RST</sub>                                               | Monitors V <sub>DD</sub>                                     |                    | 1.58  |      | 1.71  |       |   |  |  |  |  |
|                             |                                                                | VRST Monitors V <sub>CORE</sub> during dual-supply operation |                    |       | 0.77 |       | 0.845 | V |  |  |  |  |

# High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

#### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +105°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

| PARAMETER              | SYMBOL    | CONDITIONS                                              | MIN | TYP  | MAX | UNITS |
|------------------------|-----------|---------------------------------------------------------|-----|------|-----|-------|
|                        |           | Monitors V <sub>DD</sub>                                |     | 1.4  |     |       |
| Power-on Reset Voltage | $V_{POR}$ | Monitors V <sub>CORE</sub> during dual-supply operation |     | 0.65 |     | V     |

# High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

#### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A = +25$ °C and  $T_A = +105$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

| PARAMETER                              | SYMBOL       | CONDITIONS                                                                                                                                                                          |                                                                                   | MIN                                                                               | TYP                                                                               | MAX                                         | UNITS                                       |                                                                               |  |      |  |                 |
|----------------------------------------|--------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------|-----------------------------------------------------------------------------------|-----------------------------------------------------------------------------------|---------------------------------------------|---------------------------------------------|-------------------------------------------------------------------------------|--|------|--|-----------------|
| POWER / SINGLE-SUPP                    | LY OPERATION | (V <sub>DD</sub> ONLY)                                                                                                                                                              |                                                                                   |                                                                                   |                                                                                   |                                             |                                             |                                                                               |  |      |  |                 |
|                                        |              | Dynamic, IPO set to 1.1V,                                                                                                                                                           | OVR = [10],<br>internal regulator<br>set to 1.1V,<br>fSYS_CLK(MAX) =<br>100MHz    |                                                                                   | 64.5                                                                              |                                             |                                             |                                                                               |  |      |  |                 |
|                                        |              | pin, V <sub>DD</sub> = 3.3V,<br>CPU in ACTIVE<br>mode, executing<br>CoreMark <sup>®</sup> , ECC<br>disabled, inputs                                                                 | OVR = [01],<br>internal regulator<br>set to 1.0V,<br>fSYS_CLK(MAX) =<br>50MHz     |                                                                                   | 62.5                                                                              |                                             |                                             |                                                                               |  |      |  |                 |
|                                        |              | tied to V <sub>SS</sub> or V <sub>DD</sub> ,<br>outputs source/sink<br>0mA                                                                                                          | OVR = [00],<br>internal regulator<br>set to 0.9V,<br>fSYS_CLK(MAX) =<br>12MHz     |                                                                                   | 59.5                                                                              |                                             |                                             |                                                                               |  |      |  |                 |
|                                        |              | Dynamic, IPO enabled, total current into V <sub>DD</sub>                                                                                                                            | OVR = [10],<br>internal regulator<br>set to 1.1V,<br>fSYS_CLK(MAX) =<br>100MHz    |                                                                                   | 64.2                                                                              |                                             |                                             |                                                                               |  |      |  |                 |
| V <sub>DD</sub> Current ACTIVE<br>Mode | IDD_DACTS    | pin, V <sub>DD</sub> = 1.8V,<br>CPU in ACTIVE<br>mode, executing<br>CoreMark, ECC<br>disabled, inputs<br>tied to V <sub>SS</sub> or V <sub>DD</sub> ,<br>outputs source/sink<br>0mA | pin, V <sub>DD</sub> = 1.8V,<br>CPU in ACTIVE<br>mode, executing<br>CoreMark, ECC | pin, V <sub>DD</sub> = 1.8V,<br>CPU in ACTIVE<br>mode, executing<br>CoreMark, ECC | pin, V <sub>DD</sub> = 1.8V,<br>CPU in ACTIVE<br>mode, executing<br>CoreMark, ECC | CPU in ACTIVE mode, executing CoreMark, ECC | CPU in ACTIVE mode, executing CoreMark, ECC | OVR = [01],<br>internal regulator<br>set to 1.0V,<br>fSYS_CLK(MAX) =<br>50MHz |  | 62.1 |  | μ <b>A</b> /MHz |
|                                        |              |                                                                                                                                                                                     | OVR = [00],<br>internal regulator<br>set to 0.9V,<br>fSYS_CLK(MAX) =<br>12MHz     |                                                                                   | 59.1                                                                              |                                             |                                             |                                                                               |  |      |  |                 |
|                                        | eı           | Dynamic, IPO<br>enabled, total<br>current into V <sub>DD</sub>                                                                                                                      | OVR = [10],<br>internal regulator<br>set to 1.1V,<br>fSYS_CLK(MAX) =<br>100MHz    |                                                                                   | 49.4                                                                              |                                             |                                             |                                                                               |  |      |  |                 |
|                                        |              | pin, V <sub>DD</sub> = 3.3V,<br>CPU in ACTIVE<br>mode, executing<br>While(1), ECC<br>disabled, inputs                                                                               | OVR = [01],<br>internal regulator<br>set to 1.0V,<br>fSYS_CLK(MAX) =<br>50MHz     |                                                                                   | 47                                                                                |                                             |                                             |                                                                               |  |      |  |                 |
|                                        | tied         | tied to V <sub>SS</sub> or V <sub>DD</sub> ,<br>outputs source/sink<br>0mA                                                                                                          | OVR = [00],<br>internal regulator<br>set to 0.9V,<br>fsys_CLK(MAX) =<br>12MHz     |                                                                                   | 44.1                                                                              |                                             |                                             |                                                                               |  |      |  |                 |

### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A = +25$ °C and  $T_A = +105$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

| PARAMETER | SYMBOL    | COND                                                                                                             | ITIONS                                                                         | MIN                                              | TYP                     | MAX                     | UNITS                   |                                                  |  |     |  |  |
|-----------|-----------|------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------|--------------------------------------------------|-------------------------|-------------------------|-------------------------|--------------------------------------------------|--|-----|--|--|
|           |           | Dynamic, IPO<br>enabled, total<br>current into V <sub>DD</sub>                                                   | OVR = [10],<br>internal regulator<br>set to 1.1V,<br>fsys_clk(MAX) =<br>100MHz |                                                  | 49.3                    |                         |                         |                                                  |  |     |  |  |
|           |           | pin, V <sub>DD</sub> = 1.8V,<br>CPU in ACTIVE<br>mode, executing<br>While(1), ECC<br>disabled, inputs            | OVR = [01],<br>internal regulator<br>set to 1.0V,<br>fsys_clk(MAX) =<br>50MHz  |                                                  | 46.7                    |                         |                         |                                                  |  |     |  |  |
|           |           | tied to V <sub>SS</sub> or V <sub>DD</sub> ,<br>outputs source/sink<br>0mA                                       | OVR = [00],<br>internal regulator<br>set to 0.9V,<br>fSYS_CLK(MAX) =<br>12MHz  |                                                  | 44.1                    |                         |                         |                                                  |  |     |  |  |
|           | IDD_FACTS |                                                                                                                  | Fixed, IPO<br>enabled, total<br>current into V <sub>DD</sub>                   | OVR = [10],<br>internal regulator<br>set to 1.1V |                         | 796                     |                         |                                                  |  |     |  |  |
|           |           | pin, V <sub>DD</sub> = 3.3V,<br>CPU in ACTIVE<br>mode 0MHz                                                       | CPU in ACTIVE mode 0MHz                                                        | CPU in ACTIVE mode 0MHz                          | CPU in ACTIVE mode 0MHz | CPU in ACTIVE mode 0MHz | CPU in ACTIVE mode 0MHz | OVR = [01],<br>internal regulator<br>set to 1.0V |  | 647 |  |  |
|           |           | execution, ECC<br>disabled, inputs<br>tied to V <sub>SS</sub> or V <sub>DD</sub> ,<br>outputs source/sink<br>0mA | OVR = [00],<br>internal regulator<br>set to 0.9V                               |                                                  | 475                     |                         |                         |                                                  |  |     |  |  |
|           |           | Fixed, IPO<br>enabled, total<br>current into V <sub>DD</sub>                                                     | OVR = [10],<br>internal regulator<br>set to 1.1V                               |                                                  | 762                     |                         | - μΑ                    |                                                  |  |     |  |  |
|           |           | pin, V <sub>DD</sub> = 1.8V,<br>CPU in ACTIVE<br>mode 0MHz                                                       | OVR = [01],<br>internal regulator<br>set to 1.0V                               |                                                  | 620                     |                         |                         |                                                  |  |     |  |  |
|           |           | execution, ECC<br>disabled, inputs<br>tied to V <sub>SS</sub> or V <sub>DD</sub> ,<br>outputs source/sink<br>0mA | OVR = [00],<br>internal regulator<br>set to 0.9V                               |                                                  | 450                     |                         |                         |                                                  |  |     |  |  |

#### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A = +25$ °C and  $T_A = +105$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

| PARAMETER                          | SYMBOL                | COND                                                                                                                                                                                                                                      | ITIONS                                                                         | MIN | TYP  | MAX | UNITS  |
|------------------------------------|-----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------|-----|------|-----|--------|
|                                    | enat                  | Dynamic, IPO<br>enabled, total                                                                                                                                                                                                            | OVR = [10],<br>internal regulator<br>set to 1.1V                               |     | 39.2 |     |        |
| V <sub>DD</sub> Current SLEEP Mode |                       | current into V <sub>DD</sub> pin, V <sub>DD</sub> = 3.3V, CPU in SLEEP mode, ECC disabled, standard DMA with two                                                                                                                          | OVR = [01],<br>internal regulator<br>set to 1.0V,<br>fSYS_CLK(MAX) =<br>50MHz  |     | 37.5 |     |        |
|                                    |                       | channels active, inputs tied to V <sub>SS</sub> or V <sub>DD</sub> , outputs source/sink 0mA                                                                                                                                              | OVR = [00],<br>internal regulator<br>set to 0.9V,<br>fSYS_CLK(MAX) =<br>12MHz  |     | 36.1 |     |        |
|                                    |                       | Dynamic, IPO enabled, total current into V <sub>DD</sub> pin, V <sub>DD</sub> = 1.8V, CPU in SLEEP mode, ECC disabled, standard DMA with two channels active, inputs tied to V <sub>SS</sub> or V <sub>DD</sub> , outputs source/sink 0mA | OVR = [10],<br>internal regulator<br>set to 1.1V,<br>fsys_CLK(MAX) =<br>100MHz |     | 39.2 |     | μΑ/MHz |
|                                    | I <sub>DD_DSLPS</sub> |                                                                                                                                                                                                                                           | OVR = [01],<br>internal regulator<br>set to 1.0V,<br>fsys_CLK(MAX) =<br>50MHz  |     | 37.5 |     |        |
|                                    |                       |                                                                                                                                                                                                                                           | OVR = [00],<br>internal regulator<br>set to 0.9V,<br>fsys_CLK(MAX) =<br>12MHz  |     | 36.4 |     |        |
|                                    |                       | Dynamic, IPO<br>enabled, total<br>current into V <sub>DD</sub>                                                                                                                                                                            | OVR = [10],<br>internal regulator<br>set to 1.1V,<br>fSYS_CLK(MAX) =<br>100MHz |     | 21.1 |     |        |
|                                    |                       | pin, V <sub>DD</sub> = 3.3V,<br>CPU in SLEEP<br>mode, ECC<br>disabled, DMA<br>disabled, inputs                                                                                                                                            | OVR = [01],<br>internal regulator<br>set to 1.0V,<br>fSYS_CLK(MAX) =<br>50MHz  |     | 19   |     |        |
|                                    |                       | tied to V <sub>SS</sub> or V <sub>DD</sub> ,<br>outputs source/sink<br>0mA                                                                                                                                                                | OVR = [00],<br>internal regulator<br>set to 0.9V,<br>fSYS_CLK(MAX) =<br>12MHz  |     | 17.2 |     |        |

#### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A = +25$ °C and  $T_A = +105$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

| PARAMETER                                        | SYMBOL                | COND                                                                                                                                                                                             | ITIONS                                                                         | MIN                                              | TYP  | MAX | UNITS |  |
|--------------------------------------------------|-----------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------|--------------------------------------------------|------|-----|-------|--|
|                                                  |                       | Dynamic, IPO<br>enabled, total<br>current into V <sub>DD</sub>                                                                                                                                   | OVR = [10],<br>internal regulator<br>set to 1.1V,<br>fSYS_CLK(MAX) =<br>100MHz |                                                  | 21.2 |     |       |  |
|                                                  |                       | pin, V <sub>DD</sub> = 1.8V,<br>CPU in SLEEP<br>mode, ECC<br>disabled, DMA<br>disabled, inputs                                                                                                   | OVR = [01],<br>internal regulator<br>set to 1.0V,<br>fsys_clk(MAX) =<br>50MHz  |                                                  | 19.1 |     |       |  |
|                                                  |                       | tied to V <sub>SS</sub> or V <sub>DD</sub> ,<br>outputs source/sink<br>0mA                                                                                                                       | OVR = [00],<br>internal regulator<br>set to 0.9V,<br>fSYS_CLK(MAX) =<br>12MHz  |                                                  | 17.3 |     |       |  |
|                                                  |                       | Fixed, IPO enabled, total current into V <sub>DD</sub> pin, V <sub>DD</sub> = 3.3V, CPU in SLEEP mode, ECC disabled, inputs tied to V <sub>SS</sub> or V <sub>DD</sub> , outputs source/sink 0mA | OVR = [10],<br>internal regulator<br>set to 1.1V                               |                                                  | 796  |     |       |  |
|                                                  |                       |                                                                                                                                                                                                  | CPU in SLEEP mode, ECC                                                         | OVR = [01],<br>internal regulator<br>set to 1.0V |      | 647 |       |  |
|                                                  |                       |                                                                                                                                                                                                  | OVR = [00],<br>internal regulator<br>set to 0.9V                               |                                                  | 475  |     |       |  |
|                                                  | IDD_FSLPS             | Fixed, IPO<br>enabled, total<br>current into V <sub>DD</sub>                                                                                                                                     | OVR = [10],<br>internal regulator<br>set to 1.1V                               |                                                  | 762  |     | - μΑ  |  |
|                                                  |                       | mode, ECC disabled, inputs tied to V <sub>SS</sub> or V <sub>DD</sub> , outputs source/sink                                                                                                      | OVR = [01],<br>internal regulator<br>set to 1.0V                               |                                                  | 620  |     |       |  |
|                                                  |                       |                                                                                                                                                                                                  | OVR = [00],<br>internal regulator<br>set to 0.9V                               |                                                  | 450  |     |       |  |
|                                                  |                       | Standby state with                                                                                                                                                                               | V <sub>DD</sub> = 3.3V                                                         |                                                  | 4.0  |     |       |  |
| V <sub>DD</sub> Fixed Current,<br>DEEPSLEEP Mode | I <sub>DD_FDSLS</sub> | full data retention<br>and 160KB SRAM<br>retained                                                                                                                                                | V <sub>DD</sub> = 1.8V                                                         |                                                  | 3.6  |     | μA    |  |

#### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A = +25$ °C and  $T_A = +105$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

| PARAMETER                                     | SYMBOL                 | CONE                                    | DITIONS                                               | MIN | TYP   | MAX | UNITS |
|-----------------------------------------------|------------------------|-----------------------------------------|-------------------------------------------------------|-----|-------|-----|-------|
|                                               |                        |                                         | 0KB SRAM<br>retained, retention<br>regulator disabled |     | 0.32  |     |       |
|                                               |                        |                                         | 20KB SRAM retained                                    |     | 1.04  |     |       |
| V <sub>DD</sub> Fixed Current,<br>BACKUP Mode |                        | V <sub>DD</sub> = 3.3V, RTC<br>disabled | 40KB SRAM retained                                    |     | 1.37  |     |       |
|                                               |                        |                                         | 80KB SRAM retained                                    |     | 1.90  |     |       |
|                                               | la                     |                                         | 160KB SRAM retained                                   |     | 2.84  |     | μΑ    |
|                                               | I <sub>DD_</sub> FBKUS | V <sub>DD</sub> = 1.8V, RTC disabled    | 0KB SRAM<br>retained, retention<br>regulator disabled |     | 0.11  |     | μΑ    |
|                                               |                        |                                         | 20KB SRAM retained                                    |     | 0.77  |     | -     |
|                                               |                        |                                         | 40KB SRAM retained                                    |     | 1.14  |     |       |
|                                               |                        |                                         | 80KB SRAM retained                                    |     | 1.68  |     |       |
|                                               |                        |                                         | 160KB SRAM retained                                   |     | 2.64  |     |       |
| V <sub>DD</sub> Fixed Current,                | 1                      | V <sub>DD</sub> = 3.3V                  |                                                       |     | 0.362 |     |       |
| STORAGE Mode                                  | I <sub>DD_FSTOS</sub>  | V <sub>DD</sub> = 1.8V                  |                                                       |     | 0.075 |     | μA    |
| SLEEP Mode Resume<br>Time                     | tslp_ons               |                                         |                                                       |     | 2.1   |     | μs    |
| DEEPSLEEP Mode                                |                        | fast_wk_en = 1                          |                                                       |     | 89    |     |       |
| Resume Time                                   | t <sub>DSL_ONS</sub>   | fast_wk_en = 0                          |                                                       |     | 129   |     | μs    |
| BACKUP Mode Resume<br>Time                    | t <sub>BKU_ONS</sub>   | Includes system init execution time     | ialization and ROM                                    |     | 1.25  |     | ms    |
| STORAGE Mode<br>Resume Time                   | tsto_ons               | Includes system init execution time     | ialization and ROM                                    |     | 1.5   |     | ms    |

#### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A = +25$ °C and  $T_A = +105$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

| PARAMETER                                 | SYMBOL          | COND                                                                                                                                                                                              | ITIONS                                                                            | MIN | TYP  | MAX | UNITS         |
|-------------------------------------------|-----------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------|-----|------|-----|---------------|
| POWER / DUAL-SUPP                         | LY OPERATION (\ | / <sub>DD</sub> AND V <sub>CORE</sub> )                                                                                                                                                           |                                                                                   |     |      |     |               |
|                                           |                 | Dynamic, IPO<br>enabled, total<br>current into V <sub>CORE</sub>                                                                                                                                  | OVR = [10], V <sub>CORE</sub><br>= 1.1V,<br>f <sub>SYS_CLK(MAX)</sub> =<br>100MHz |     | 63.7 |     |               |
|                                           |                 | pin, CPU in<br>ACTIVE mode,<br>executing<br>CoreMark, ECC                                                                                                                                         | OVR = [01], V <sub>CORE</sub><br>= 1.0V,<br>f <sub>SYS_CLK(MAX)</sub> =<br>50MHz  |     | 61.9 |     |               |
|                                           |                 | disabled, inputs<br>tied to V <sub>SS</sub> or V <sub>DD</sub> ,<br>outputs source/sink<br>0mA                                                                                                    | OVR = [00], V <sub>CORE</sub><br>= 0.9V,<br>f <sub>SYS_CLK(MAX)</sub> =<br>12MHz  |     | 59.4 |     | -<br>- µA/MHz |
|                                           | CORE_DACTD      | Dynamic, IPO enabled, total current into V <sub>CORE</sub> pin, CPU in ACTIVE mode, executing While(1), ECC disabled, inputs tied to V <sub>SS</sub> or V <sub>DD</sub> , outputs source/sink 0mA | OVR = [10], V <sub>CORE</sub><br>= 1.1V,<br>f <sub>SYS_CLK(MAX)</sub> = 100MHz    |     | 48.9 |     |               |
| V <sub>CORE</sub> Current,<br>ACTIVE Mode |                 |                                                                                                                                                                                                   | OVR = [01], V <sub>CORE</sub><br>= 1.0V,<br>f <sub>SYS_CLK(MAX)</sub> =<br>50MHz  |     | 44.5 |     |               |
|                                           |                 |                                                                                                                                                                                                   | OVR = [00], V <sub>CORE</sub><br>= 0.9V,<br>f <sub>SYS_CLK(MAX)</sub> =<br>12MHz  |     |      |     |               |
|                                           |                 | Fixed, IPO enabled, total                                                                                                                                                                         | OVR = [10], V <sub>CORE</sub><br>= 1.1V                                           |     | 362  |     |               |
|                                           |                 | current into V <sub>CORE</sub> pin, CPU in ACTIVE mode                                                                                                                                            | OVR = [01], V <sub>CORE</sub><br>= 1.0V                                           |     | 217  |     |               |
|                                           | CORE_FACTD 0    | OMHz execution,<br>ECC disabled,<br>inputs tied to V <sub>SS</sub><br>or V <sub>DD</sub> , outputs<br>source/sink 0mA                                                                             | OVR = [00], V <sub>CORE</sub> = 0.9V                                              |     | 109  |     | μА            |

### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +105°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

| PARAMETER                       | SYMBOL                                                      | COND                                                                                                            | ITIONS                                               | MIN | TYP  | MAX | UNITS       |
|---------------------------------|-------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------|------------------------------------------------------|-----|------|-----|-------------|
|                                 |                                                             | Dynamic, IPO<br>enabled, total<br>current into V <sub>DD</sub>                                                  | OVR = [10],<br>f <sub>SYS_CLK(MAX)</sub> =<br>100MHz |     | 0.51 |     |             |
|                                 |                                                             | pin, V <sub>DD</sub> = 3.3V,<br>CPU in ACTIVE<br>mode, executing<br>CoreMark, ECC                               | OVR = [01],<br>f <sub>SYS_CLK(MAX)</sub> =<br>50MHz  |     | 0.51 |     |             |
|                                 |                                                             | disabled, inputs<br>tied to V <sub>SS</sub> or V <sub>DD</sub> ,<br>outputs source/sink<br>0mA                  | OVR = [00],<br>fsys_clk(MAX) =<br>12MHz              |     | 0.51 |     |             |
|                                 |                                                             | Dynamic, IPO<br>enabled, total<br>current into V <sub>DD</sub>                                                  | OVR = [10],<br>f <sub>SYS_CLK(MAX)</sub> =<br>100MHz |     | 0.23 |     |             |
|                                 |                                                             | pin, V <sub>DD</sub> = 1.8V,<br>CPU in ACTIVE<br>mode, executing<br>CoreMark, ECC                               | OVR = [01],<br>f <sub>SYS_CLK(MAX)</sub> =<br>50MHz  |     | 0.23 |     | -<br>μΑ/MHz |
| V <sub>DD</sub> Current, ACTIVE | IDD_DACTD  IDD_DACTD  I  I  I  I  I  I  I  I  I  I  I  I  I | disabled, inputs<br>tied to V <sub>SS</sub> or V <sub>DD</sub> ,<br>outputs source/sink<br>0mA                  | OVR = [00],<br>fSYS_CLK(MAX) =<br>12MHz              |     | 0.23 |     |             |
| Mode                            |                                                             | Dynamic, IPO enabled, total current into $V_{DD}$ pin, $V_{DD}$ = 3.3V, CPU in ACTIVE mode, executing           | OVR = [10],<br>f <sub>SYS_CLK(MAX)</sub> =<br>100MHz |     | 0.51 |     |             |
|                                 |                                                             |                                                                                                                 | OVR = [01],<br>f <sub>SYS_CLK(MAX)</sub> =<br>50MHz  |     | 0.51 |     |             |
|                                 |                                                             | While(1), ECC<br>disabled, inputs<br>tied to V <sub>SS</sub> or V <sub>DD</sub> ,<br>outputs source/sink<br>0mA | OVR = [00],<br>fsys_clk(MAX) =<br>12MHz              |     | 0.51 |     |             |
|                                 |                                                             | Dynamic, IPO<br>enabled, total<br>current into V <sub>DD</sub>                                                  | OVR = [10],<br>f <sub>SYS_CLK(MAX)</sub> =<br>100MHz |     | 0.23 |     |             |
|                                 |                                                             | pin, V <sub>DD</sub> = 1.8V,<br>CPU in ACTIVE<br>mode, executing                                                | OVR = [01],<br>f <sub>SYS_CLK(MAX)</sub> =<br>50MHz  |     | 0.23 |     |             |
|                                 |                                                             | While(1), ECC<br>disabled, inputs<br>tied to V <sub>SS</sub> or V <sub>DD</sub> ,<br>outputs source/sink<br>0mA | OVR = [00],<br>fsys_clk(MAX) =<br>12MHz              |     | 0.23 |     |             |

# High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

#### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A = +25$ °C and  $T_A = +105$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

| PARAMETER | SYMBOL                                                             | COND                                                                                                                                                                    | ITIONS                                                                                                                                                                                                            | MIN                                                                                                            | TYP                                     | MAX | UNITS |    |
|-----------|--------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------|-----------------------------------------|-----|-------|----|
|           |                                                                    |                                                                                                                                                                         | enabled, total current into VDD pin, VDD = 3.3V, CPU in ACTIVE mode 0MHz execution, ECC disabled, inputs tied to VSS or VDD, outputs source/sink 0MA  Fixed, IPO enabled, total current into VDD pin, VDD = 1.8V, | OVR = [10], V <sub>CORE</sub><br>= 1.1V                                                                        |                                         | 367 |       |    |
|           |                                                                    | pin, V <sub>DD</sub> = 3.3V,<br>CPU in ACTIVE<br>mode 0MHz<br>execution, ECC<br>disabled, inputs<br>tied to V <sub>SS</sub> or V <sub>DD</sub> ,<br>outputs source/sink |                                                                                                                                                                                                                   | OVR = [01], V <sub>CORE</sub><br>= 1.0V                                                                        |                                         | 367 |       |    |
|           | mode 0MI execution disabled, tied to V <sub>S</sub> outputs so 0mA |                                                                                                                                                                         |                                                                                                                                                                                                                   | mode 0MHz execution, ECC disabled, inputs tied to V <sub>SS</sub> or V <sub>DD</sub> , outputs source/sink 0mA | OVR = [00], V <sub>CORE</sub> = 0.9V    |     | 307   |    |
|           | IDD_FACTD                                                          | · '                                                                                                                                                                     |                                                                                                                                                                                                                   | OVR = [10], V <sub>CORE</sub><br>= 1.1V                                                                        |                                         | 350 |       | μA |
|           |                                                                    |                                                                                                                                                                         |                                                                                                                                                                                                                   |                                                                                                                | OVR = [01], V <sub>CORE</sub><br>= 1.0V |     | 350   |    |
|           |                                                                    | mode 0MHz<br>execution, ECC<br>disabled, inputs<br>tied to V <sub>SS</sub> or V <sub>DD</sub> ,<br>outputs source/sink<br>0mA                                           | OVR = [00], V <sub>CORE</sub> = 0.9V                                                                                                                                                                              |                                                                                                                | 290                                     |     |       |    |

#### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A = +25$ °C and  $T_A = +105$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

| PARAMETER                        | SYMBOL                                             | COND                                                                                                                                                                                       | ITIONS                                                                            | MIN | TYP  | MAX | UNITS      |
|----------------------------------|----------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------|-----|------|-----|------------|
|                                  |                                                    | Dynamic, IPO<br>enabled, total<br>current into V <sub>CORE</sub>                                                                                                                           | OVR = [10], V <sub>CORE</sub><br>= 1.1V,<br>f <sub>SYS_CLK(MAX)</sub> =<br>100MHz |     | 39.2 |     |            |
| V <sub>CORE</sub> Current, SLEEP |                                                    | pin, CPU in SLEEP<br>mode, ECC<br>disabled, standard<br>DMA with two<br>channels active.                                                                                                   | OVR = [01], V <sub>CORE</sub><br>= 1.0V,<br>f <sub>SYS_CLK(MAX)</sub> =<br>50MHz  |     | 37.5 |     |            |
|                                  | ICORE_DSLPD                                        | inputs tied to V <sub>SS</sub> or V <sub>DD</sub> , outputs source/sink 0mA                                                                                                                | OVR = [00], V <sub>CORE</sub><br>= 0.9V,<br>f <sub>SYS</sub> CLK(MAX) =<br>12MHz  |     | 37   |     | - μΑ/MHz   |
|                                  |                                                    | Dynamic, IPO enabled, total current into V <sub>CORE</sub> pin, CPU in SLEEP mode, ECC disabled, DMA disabled, inputs tied to V <sub>SS</sub> or V <sub>DD</sub> , outputs source/sink 0mA | OVR = [10], V <sub>CORE</sub><br>= 1.1V,<br>f <sub>SYS_CLK(MAX)</sub> =<br>100MHz |     | 21.1 |     | μενινιι ιΖ |
| Mode Mode                        |                                                    |                                                                                                                                                                                            | OVR = [01], V <sub>CORE</sub><br>= 1.0V,<br>f <sub>SYS</sub> CLK(MAX) = 50MHz     |     | 19.2 |     |            |
|                                  |                                                    |                                                                                                                                                                                            | OVR = [00], V <sub>CORE</sub><br>= 0.9V,<br>f <sub>SYS_CLK(MAX)</sub> =<br>12MHz  |     | 17.9 | 1   |            |
|                                  |                                                    | Fixed, IPO enabled, total                                                                                                                                                                  | OVR [10], V <sub>CORE</sub> = 1.1V                                                |     | 362  |     |            |
|                                  | ICORE_FSLPD pin, CPU mode, E0 disabled, tied to Vs | current into V <sub>CORE</sub> pin, CPU in SLEEP                                                                                                                                           | OVR [01], V <sub>CORE</sub> = 1.0V                                                |     | 217  |     |            |
|                                  |                                                    | disabled, inputs<br>tied to V <sub>SS</sub> or V <sub>DD</sub> ,<br>outputs source/sink                                                                                                    | OVR [00], V <sub>CORE</sub> = 0.9V                                                |     | 109  |     | - μΑ       |

#### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A = +25$ °C and  $T_A = +105$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

| PARAMETER                              | SYMBOL                                                                                                                                                                                                                                                              | COND                                                                                                                                                                                                                      | ITIONS                                                                            | MIN TYP | MAX   | UNITS    |
|----------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------|---------|-------|----------|
|                                        |                                                                                                                                                                                                                                                                     | Dynamic, IPO<br>enabled, total<br>current into V <sub>DD</sub><br>pin, V <sub>DD</sub> = 3.3V,                                                                                                                            | OVR = [10], V <sub>CORE</sub><br>= 1.1V,<br>f <sub>SYS_CLK(MAX)</sub> =<br>100MHz | 0.001   |       |          |
|                                        |                                                                                                                                                                                                                                                                     | CPU in SLEEP mode, ECC disabled, standard DMA with two                                                                                                                                                                    | OVR = [01], V <sub>CORE</sub><br>= 1.0V,<br>f <sub>SYS_CLK(MAX)</sub> =<br>50MHz  | 0.001   |       |          |
|                                        |                                                                                                                                                                                                                                                                     | channels active,<br>inputs tied to V <sub>SS</sub><br>or V <sub>DD</sub> , outputs<br>source/sink 0mA                                                                                                                     | OVR = [00], V <sub>CORE</sub><br>= 0.9V,<br>f <sub>SYS_CLK(MAX)</sub> =<br>12MHz  | 0.001   |       | -        |
|                                        | ena<br>curr<br>pin,<br>CPU<br>mod<br>disa<br>DM.<br>cha<br>inpu<br>or V                                                                                                                                                                                             | Dynamic, IPO enabled, total current into V <sub>DD</sub> pin, V <sub>DD</sub> = 1.8V, CPU in SLEEP mode, ECC disabled, standard DMA with two channels active, inputs tied to V <sub>SS</sub> or V <sub>DD</sub> , outputs | OVR = [10], V <sub>CORE</sub><br>= 1.1V,<br>f <sub>SYS_CLK(MAX)</sub> = 100MHz    | 0.001   |       | - μA/MHz |
|                                        |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                           | OVR = [01], V <sub>CORE</sub><br>= 1.0V,<br>f <sub>SYS</sub> CLK(MAX) =<br>50MHz  | 0.001   | 0.001 |          |
| V <sub>DD</sub> Current, SLEEP<br>Mode |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                           | OVR = [00], V <sub>CORE</sub><br>= 0.9V,<br>f <sub>SYS_CLK(MAX)</sub> =<br>12MHz  | 0.001   |       |          |
|                                        | pin, V <sub>DD</sub> = 3.3 CPU in SLEEF mode, ECC disabled, input tied to V <sub>SS</sub> or outputs source 0mA  Fixed, IPO enabled, total current into V <sub>D</sub> pin, V <sub>DD</sub> = 1.8 CPU in SLEEF mode, ECC disabled, input tied to V <sub>SS</sub> or | enabled, total current into $V_{DD}$ pin, $V_{DD}$ = 3.3V, CPU in SLEEP mode, ECC disabled, inputs tied to $V_{SS}$ or $V_{DD}$ , outputs source/sink                                                                     | OVR = [10], V <sub>CORE</sub><br>= 1.1V                                           | 367     |       |          |
|                                        |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                           | OVR = [01], V <sub>CORE</sub><br>= 1.0V                                           | 367     |       |          |
|                                        |                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                           | OVR = [00], V <sub>CORE</sub><br>= 0.9V                                           | 307     |       |          |
|                                        |                                                                                                                                                                                                                                                                     | enabled, total                                                                                                                                                                                                            | OVR = [10], V <sub>CORE</sub><br>= 1.1V                                           | 350     |       | - μΑ     |
|                                        |                                                                                                                                                                                                                                                                     | current into V <sub>DD</sub><br>pin, V <sub>DD</sub> = 1.8V,<br>CPU in SI FFP                                                                                                                                             | OVR = [01], V <sub>CORE</sub><br>= 1.0V                                           | 350     |       |          |
|                                        |                                                                                                                                                                                                                                                                     | mode, ECC<br>disabled, inputs<br>tied to V <sub>SS</sub> or V <sub>DD</sub> ,<br>outputs source/sink                                                                                                                      | OVR = [00], V <sub>CORE</sub><br>= 0.9V                                           | 290     |       |          |

# High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

#### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +105°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

| PARAMETER                                          | SYMBOL      | CONDITIONS                                              | MIN  | TYP  | MAX       | UNITS      |
|----------------------------------------------------|-------------|---------------------------------------------------------|------|------|-----------|------------|
| V <sub>CORE</sub> Fixed Current,<br>DEEPSLEEP Mode |             | V <sub>DD</sub> = 3.3V, V <sub>CORE</sub> = 1.1V        |      | 10   |           |            |
|                                                    | ICORE FDSLP | V <sub>DD</sub> = 3.3V, V <sub>CORE</sub> = 0.855V      |      | 3.8  |           | μA         |
|                                                    | D D         | V <sub>DD</sub> = 1.8V, V <sub>CORE</sub> = 1.1V        |      | 10   |           |            |
|                                                    |             | V <sub>DD</sub> = 1.8V, V <sub>CORE</sub> = 0.855V 3.8  |      |      |           |            |
|                                                    |             | V <sub>DD</sub> = 3.3V, V <sub>CORE</sub> = 1.1V        |      | 0.34 |           |            |
| V <sub>DD</sub> Fixed Current,                     |             | V <sub>DD</sub> = 3.3V, V <sub>CORE</sub> = 0.855V      |      | 0.34 |           | ] <u>,</u> |
| DEEPSLEEP Mode                                     | IDD_FDSLPD  | V <sub>DD</sub> = 1.8V, V <sub>CORE</sub> = 1.1V        | 0.08 |      | – μA<br>– |            |
|                                                    |             | V <sub>DD</sub> = 1.8V, V <sub>CORE</sub> = 0.855V 0.08 |      |      |           |            |

#### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A = +25$ °C and  $T_A = +105$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

| PARAMETER           | SYMBOL      | COND                                   | DITIONS                                               | MIN                                     | TYP   | MAX | UNITS |   |  |                                                     |  |       |  |    |
|---------------------|-------------|----------------------------------------|-------------------------------------------------------|-----------------------------------------|-------|-----|-------|---|--|-----------------------------------------------------|--|-------|--|----|
|                     |             |                                        | V <sub>DD</sub> = 3.3V,<br>V <sub>CORE</sub> = 1.1V   |                                         | 0.225 |     |       |   |  |                                                     |  |       |  |    |
|                     |             | 0KB SRAM retained, RTC                 | V <sub>DD</sub> = 3.3V,<br>V <sub>CORE</sub> = 0.855V |                                         | 0.13  |     |       |   |  |                                                     |  |       |  |    |
|                     |             | disabled, retention regulator disabled | V <sub>DD</sub> = 1.8V,<br>V <sub>CORE</sub> = 1.1V   |                                         | 0.23  |     |       |   |  |                                                     |  |       |  |    |
|                     |             |                                        | V <sub>DD</sub> = 1.8V,<br>V <sub>CORE</sub> = 0.855V |                                         | 0.14  |     |       |   |  |                                                     |  |       |  |    |
|                     |             |                                        | V <sub>DD</sub> = 3.3V,<br>V <sub>CORE</sub> = 1.1V   |                                         | 1.256 |     |       |   |  |                                                     |  |       |  |    |
|                     |             | 20KB SRAM                              | V <sub>DD</sub> = 3.3V,<br>V <sub>CORE</sub> = 0.855V |                                         | 0.507 |     |       |   |  |                                                     |  |       |  |    |
|                     |             | retained with RTC disabled             | V <sub>DD</sub> = 1.8V,<br>V <sub>CORE</sub> = 1.1V   |                                         | 1.256 |     |       |   |  |                                                     |  |       |  |    |
|                     |             |                                        | V <sub>DD</sub> = 1.8V,<br>V <sub>CORE</sub> = 0.855V |                                         | 0.507 |     |       |   |  |                                                     |  |       |  |    |
|                     |             | 40KB SRAM retained with RTC            | V <sub>DD</sub> = 3.3V,<br>V <sub>CORE</sub> = 1.1V   |                                         | 2.243 |     |       |   |  |                                                     |  |       |  |    |
| CORE Fixed Current, |             |                                        | V <sub>DD</sub> = 3.3V,<br>V <sub>CORE</sub> = 0.855V |                                         | 0.877 |     |       |   |  |                                                     |  |       |  |    |
| BACKUP Mode         | 'CORE_FBKUD | ICORE_FBKUD   retained v               | -                                                     | 5 5 · · · · · · · · · · · · · · · · · · |       |     |       | 1 |  | V <sub>DD</sub> = 1.8V,<br>V <sub>CORE</sub> = 1.1V |  | 2.243 |  | μA |
|                     |             |                                        | V <sub>DD</sub> = 1.8V,<br>V <sub>CORE</sub> = 0.855V |                                         | 0.877 |     |       |   |  |                                                     |  |       |  |    |
|                     |             |                                        | V <sub>DD</sub> = 3.3V,<br>V <sub>CORE</sub> = 1.1V   |                                         | 3.97  |     |       |   |  |                                                     |  |       |  |    |
|                     |             | 80KB SRAM retained with RTC            | V <sub>DD</sub> = 3.3V,<br>V <sub>CORE</sub> = 0.855V |                                         | 1.49  |     |       |   |  |                                                     |  |       |  |    |
|                     |             | disabled                               | V <sub>DD</sub> = 1.8V,<br>V <sub>CORE</sub> = 1.1V   |                                         | 3.97  |     |       |   |  |                                                     |  |       |  |    |
|                     |             |                                        | V <sub>DD</sub> = 1.8V,<br>V <sub>CORE</sub> = 0.855V |                                         | 1.49  |     |       |   |  |                                                     |  |       |  |    |
|                     |             |                                        | V <sub>DD</sub> = 3.3V,<br>V <sub>CORE</sub> = 1.1V   |                                         | 7.22  |     |       |   |  |                                                     |  |       |  |    |
|                     |             | 160KB SRAM                             | V <sub>DD</sub> = 3.3V,<br>V <sub>CORE</sub> = 0.855V |                                         | 2.61  |     |       |   |  |                                                     |  |       |  |    |
|                     |             | retained with RTC disabled             | V <sub>DD</sub> = 1.8V,<br>V <sub>CORE</sub> = 1.1V   |                                         | 7.22  |     |       |   |  |                                                     |  |       |  |    |
|                     |             |                                        | V <sub>DD</sub> = 1.8V,<br>V <sub>CORE</sub> = 0.855V |                                         | 2.61  |     |       |   |  |                                                     |  |       |  |    |

### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A = +25$ °C and  $T_A = +105$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

| PARAMETER                      | SYMBOL    | COND                                        | ITIONS                                                | MIN TYP MAX                                           | UNITS                                               |       |
|--------------------------------|-----------|---------------------------------------------|-------------------------------------------------------|-------------------------------------------------------|-----------------------------------------------------|-------|
|                                |           |                                             | V <sub>DD</sub> = 3.3V,<br>V <sub>CORE</sub> = 1.1V   | 0.34                                                  |                                                     |       |
|                                |           | 0KB SRAM retained with RTC                  | V <sub>DD</sub> = 3.3V,<br>V <sub>CORE</sub> = 0.855V | 0.34                                                  |                                                     |       |
|                                |           | disabled, retention regulator disabled      | V <sub>DD</sub> = 1.8V,<br>V <sub>CORE</sub> = 1.1V   | 0.12                                                  |                                                     |       |
|                                |           |                                             | V <sub>DD</sub> = 1.8V,<br>V <sub>CORE</sub> = 0.855V | 0.12                                                  |                                                     |       |
|                                |           |                                             | V <sub>DD</sub> = 3.3V,<br>V <sub>CORE</sub> = 1.1V   | 0.32                                                  |                                                     |       |
|                                |           | 20KB SRAM<br>retained with RTC              | V <sub>DD</sub> = 3.3V,<br>V <sub>CORE</sub> = 0.855V | 0.32                                                  |                                                     |       |
|                                |           | disabled                                    | V <sub>DD</sub> = 1.8V,<br>V <sub>CORE</sub> = 1.1V   | 0.108                                                 |                                                     |       |
|                                |           |                                             | V <sub>DD</sub> = 1.8V,<br>V <sub>CORE</sub> = 0.855V | 0.108                                                 |                                                     |       |
|                                |           | 40KB SRAM<br>retained with RTC<br>disabled  | V <sub>DD</sub> = 3.3V,<br>V <sub>CORE</sub> = 1.1V   | 0.32                                                  |                                                     |       |
| V <sub>DD</sub> Fixed Current, | l== ==    |                                             | $V_{DD} = 3.3V,$<br>$V_{CORE} = 0.855V$               | 0.108                                                 | μΑ                                                  |       |
| BACKUP Mode                    | IDD_FBKUD |                                             | V <sub>DD</sub> = 1.8V,<br>V <sub>CORE</sub> = 1.1V   | 0.108                                                 | μΛ.                                                 |       |
|                                |           |                                             | V <sub>DD</sub> = 1.8V,<br>V <sub>CORE</sub> = 0.855V | 0.108                                                 |                                                     |       |
|                                |           |                                             | V <sub>DD</sub> = 3.3V,<br>V <sub>CORE</sub> = 1.1V   | 0.32                                                  |                                                     |       |
|                                |           | 80KB SRAM retained with RTC                 | V <sub>DD</sub> = 3.3V,<br>V <sub>CORE</sub> = 0.855V | 0.32                                                  |                                                     |       |
|                                |           | disabled                                    | V <sub>DD</sub> = 1.8V,<br>V <sub>CORE</sub> = 1.1V   | 0.108                                                 |                                                     |       |
|                                |           |                                             | V <sub>DD</sub> = 1.8V,<br>V <sub>CORE</sub> = 0.855V | 0.108                                                 |                                                     |       |
|                                |           |                                             | V <sub>DD</sub> = 3.3V,<br>V <sub>CORE</sub> = 1.1V   | 0.32                                                  |                                                     |       |
|                                |           | 160KB SRAM<br>retained with RTC<br>disabled | retained with RTC                                     | V <sub>DD</sub> = 3.3V,<br>V <sub>CORE</sub> = 0.855V | 0.32                                                |       |
|                                |           |                                             |                                                       | disabled with RTC V <sub>I</sub>                      | V <sub>DD</sub> = 1.8V,<br>V <sub>CORE</sub> = 1.1V | 0.108 |
|                                |           |                                             | V <sub>DD</sub> = 1.8V,<br>V <sub>CORE</sub> = 0.855V | 0.108                                                 |                                                     |       |

# High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A = +25$ °C and  $T_A = +105$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

| PARAMETER                                                                                   | SYMBOL                 | CONDITIONS                                                               | MIN                      | TYP   | MAX                      | UNITS      |  |
|---------------------------------------------------------------------------------------------|------------------------|--------------------------------------------------------------------------|--------------------------|-------|--------------------------|------------|--|
|                                                                                             |                        | V <sub>DD</sub> = 3.3V, V <sub>CORE</sub> = 1.1V                         |                          | 0.226 |                          |            |  |
| V <sub>CORE</sub> Fixed Current,                                                            |                        | V <sub>DD</sub> = 3.3V, V <sub>CORE</sub> = 0.855V                       |                          | 0.112 |                          | ] <b>.</b> |  |
| STORAGE Mode                                                                                | ICORE_FSTOD            | V <sub>DD</sub> = 1.8V, V <sub>CORE</sub> = 1.1V                         |                          | 0.226 |                          | μA         |  |
|                                                                                             |                        | V <sub>DD</sub> = 1.8V, V <sub>CORE</sub> = 0.855V                       |                          | 0.112 |                          |            |  |
|                                                                                             |                        | V <sub>DD</sub> = 3.3V; V <sub>CORE</sub> = 1.1V                         |                          | 0.335 |                          |            |  |
| V <sub>DD</sub> Fixed Current,                                                              |                        | V <sub>DD</sub> = 3.3V; V <sub>CORE</sub> = 0.855V                       |                          | 0.335 |                          | ] <b>.</b> |  |
| STORAGE Mode                                                                                | I <sub>DD_</sub> FSTOD | V <sub>DD</sub> = 1.8V; V <sub>CORE</sub> = 1.1V                         |                          | 0.085 |                          | μA         |  |
|                                                                                             |                        | V <sub>DD</sub> = 1.8V; V <sub>CORE</sub> = 0.855V                       |                          | 0.085 |                          |            |  |
| SLEEP Mode Resume<br>Time                                                                   | tslp_ond               |                                                                          |                          | 2.1   |                          | μs         |  |
| DEEPSLEEP Mode                                                                              | <b>4</b>               | fast_wk_en = 1                                                           |                          | 81    |                          |            |  |
| Resume Time                                                                                 | <sup>t</sup> DSL_OND   | fast_wk_en = 0                                                           |                          | 129   |                          | μs         |  |
| BACKUP Mode Resume<br>Time                                                                  | t <sub>BKU_OND</sub>   | Includes system initialization and ROM execution time                    |                          | 1.25  |                          | ms         |  |
| STORAGE Mode<br>Resume Time                                                                 | tsto_ond               | Includes system initialization and ROM execution time                    |                          | 1.5   |                          | ms         |  |
| GENERAL-PURPOSE I/O                                                                         | )                      |                                                                          |                          |       |                          | •          |  |
| Input Low Voltage for All GPIO, RSTN                                                        | V <sub>IL_GPIO</sub>   | Pin configured as GPIO                                                   |                          |       | 0.3 ×<br>V <sub>DD</sub> | V          |  |
| Input High Voltage for All GPIO, RSTN                                                       | V <sub>IH_GPIO</sub>   | Pin configured as GPIO                                                   | 0.7 ×<br>V <sub>DD</sub> |       |                          | V          |  |
|                                                                                             |                        | V <sub>DD</sub> = 1.71V, I <sub>OL</sub> = 1mA, DS[1:0] = 00<br>(Note 1) |                          | 0.2   | 0.4                      |            |  |
| Output Low Voltage for All GPIO Except P0.6,                                                |                        | V <sub>DD</sub> = 1.71V, I <sub>OL</sub> = 2mA, DS[1:0] = 10<br>(Note 1) |                          | 0.2   | 0.4                      | V          |  |
| P0.7, P0.12, P0.13,<br>P0.18, and P0.19                                                     | V <sub>OL_GPIO</sub>   | V <sub>DD</sub> = 1.71V, I <sub>OL</sub> = 4mA, DS[1:0] = 01<br>(Note 1) |                          | 0.2   | 0.4                      |            |  |
|                                                                                             |                        | V <sub>DD</sub> = 1.71V, I <sub>OL</sub> = 6mA, DS[1:0] = 11<br>(Note 1) |                          | 0.2   | 0.4                      |            |  |
| Output Low Voltage for                                                                      |                        | V <sub>DD</sub> = 1.71V, I <sub>OL</sub> = 2mA, DS = 0 (Note 1)          |                          | 0.2   | 0.4                      |            |  |
| GPIO P0.6, P0.7, P0.12, P0.13, P0.18, and P0.19                                             | V <sub>OL_I2C</sub>    | V <sub>DD</sub> = 1.71V, I <sub>OL</sub> = 10mA, DS = 1<br>(Note 1)      |                          | 0.2   | 0.4                      | V          |  |
|                                                                                             |                        | V <sub>DD</sub> = 1.71V, I <sub>OH</sub> = 1mA, DS[1:0] = 00<br>(Note 1) | V <sub>DD</sub> -<br>0.4 |       |                          |            |  |
| Output High Voltage for<br>All GPIO Except P0.6,<br>P0.7, P0.12, P0.13,<br>P0.18, and P0.19 |                        | V <sub>DD</sub> = 1.71V, I <sub>OH</sub> = 2mA, DS[1:0] = 10<br>(Note 1) | V <sub>DD</sub> -<br>0.4 |       |                          | V          |  |
|                                                                                             | VOH_GPIO               | V <sub>DD</sub> = 1.71V, I <sub>OH</sub> = 4mA, DS[1:0] = 01<br>(Note 1) | V <sub>DD</sub> -<br>0.4 |       |                          |            |  |
|                                                                                             |                        | V <sub>DD</sub> = 1.71V, I <sub>OH</sub> = 6mA, DS[1:0] = 11<br>(Note 1) | V <sub>DD</sub> -<br>0.4 |       |                          | 1          |  |

### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A = +25$ °C and  $T_A = +105$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

| PARAMETER                                       | SYMBOL                | CONDITIONS                                                                                                                                                | MIN                      | TYP                | MAX  | UNITS |  |
|-------------------------------------------------|-----------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------|--------------------|------|-------|--|
| Output High Voltage for                         | \/                    | V <sub>DD</sub> = 1.71V, I <sub>OH</sub> = 2mA, DS = 0 (Note 1)                                                                                           | V <sub>DD</sub> -<br>0.4 |                    |      | V     |  |
| GPIO P0.6, P0.7, P0.12, P0.13, P0.18, and P0.19 | V <sub>OH_I2C</sub>   | V <sub>DD</sub> = 1.71V, I <sub>OH</sub> = 10mA, DS = 1<br>(Note 1)                                                                                       | V <sub>DD</sub> -<br>0.4 |                    |      | v     |  |
| Combined I <sub>OL</sub> , All GPIO             | I <sub>OL_TOTAL</sub> |                                                                                                                                                           |                          |                    | 100  | mA    |  |
| Combined I <sub>OH</sub> , All GPIO             | I <sub>OH_TOTAL</sub> |                                                                                                                                                           | -100                     |                    |      | mA    |  |
| Input Hysteresis<br>(Schmitt)                   | V <sub>IHYS</sub>     |                                                                                                                                                           |                          | 300                |      | mV    |  |
| Input/Output Pin<br>Capacitance for All Pins    | C <sub>IO</sub>       |                                                                                                                                                           |                          | 4                  |      | pF    |  |
| Input Leakage Current<br>Low                    | I <sub>IL</sub>       | V <sub>IN</sub> = 0V, internal pullup disabled                                                                                                            | -500                     |                    | +500 | nA    |  |
| Input Leakage Current<br>High                   | I <sub>IH</sub>       | V <sub>IN</sub> = 3.6V, internal pulldown disabled                                                                                                        | -500                     |                    | +500 | nA    |  |
| Input Pullup Resistor to                        | Poulvos               | Pullup to $V_{DD} = V_{RST}$ , RSTN at $V_{IH}$                                                                                                           |                          | 18.7               |      | kΩ    |  |
| RSTN                                            | R <sub>PU_VDD</sub>   | Pullup to V <sub>DD</sub> = 3.63V, RSTN at V <sub>IH</sub>                                                                                                |                          | 10.0               |      | K77   |  |
| Input Pullup Resistor for All GPIO              | D                     | Device pin configured as GPIO, pullup to $V_{DD}$ = $V_{RST}$ , device pin at $V_{IH}$                                                                    |                          | 18.7               |      | kΩ    |  |
|                                                 | R <sub>PU</sub>       | Device pin configured as GPIO, pullup to V <sub>DD</sub> = 3.63V, device pin at V <sub>IH</sub>                                                           |                          | 10.0               |      | K(2)  |  |
| Input Pulldown Resistor                         | D                     | Device pin configured as GPIO, pulldown to V <sub>SS</sub> , V <sub>DD</sub> = V <sub>RST</sub> , device pin at V <sub>IL</sub>                           |                          | 17.6               |      | kΩ    |  |
| for All GPIO                                    | R <sub>PD</sub>       | Device pin configured as GPIO, pulldown to V <sub>SS</sub> , V <sub>DD</sub> = 3.63V, device pin at V <sub>IL</sub>                                       |                          | 8.8                |      | KCZ   |  |
| CLOCKS                                          |                       |                                                                                                                                                           |                          |                    |      |       |  |
| System Clock<br>Frequency                       | fsys_clk              |                                                                                                                                                           |                          |                    | 100  | MHz   |  |
| System Clock Period                             | tsys_clk              |                                                                                                                                                           |                          | 1/<br>fsys_cl<br>K |      | μs    |  |
| Internal Primary<br>Oscillator (IPO)            | f <sub>IPO</sub>      | Default OVR = [10]                                                                                                                                        |                          | 100                |      | MHz   |  |
| External RF Oscillator (XRFO)                   | f <sub>XRFO</sub>     | Required crystal characteristics: $C_L$ = 12pF, ESR $\leq$ 50 $\Omega$ , $C_0 \leq$ 7pF, temperature stability $\pm$ 20ppm, initial tolerance $\pm$ 20ppm | 16                       |                    | 32   | MHz   |  |
| Internal Baud Rate<br>Oscillator (IBRO)         | f <sub>IBRO</sub>     |                                                                                                                                                           |                          | 7.3728             |      | MHz   |  |
| Internal Nano-Ring<br>Oscillator (INRO)         | fINRO                 | Measured at V <sub>DD</sub> = 1.8V                                                                                                                        |                          | 70                 |      | kHz   |  |
| External RTC Oscillator (XRTCO)                 | fxrtco                | 32.768kHz watch crystal, $C_L$ = 6pF, ESR < 90kΩ, $C_0$ < 2pF                                                                                             |                          | 32.768             |      | kHz   |  |
| RTC Operating Current                           | I <sub>RTC</sub>      | All power modes, RTC enabled                                                                                                                              |                          | 0.35               |      | μA    |  |

#### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A = +25$ °C and  $T_A = +105$ °C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

| PARAMETER                          | SYMBOL               | CONDITIONS                                              | MIN | TYP | MAX | UNITS   |  |  |
|------------------------------------|----------------------|---------------------------------------------------------|-----|-----|-----|---------|--|--|
| RTC Power-Up Time                  | t <sub>RTC_ON</sub>  |                                                         |     | 250 |     | ms      |  |  |
| External Clock Input Frequency     | f                    | EXT_CLK1 selected                                       |     |     | 50  | MHz     |  |  |
|                                    | fEXT_CLK             | EXT_CLK2 selected                                       |     |     | 1   | IVITZ   |  |  |
| FLASH MEMORY                       |                      |                                                         |     |     |     |         |  |  |
| Flash Erase Time                   | t <sub>M_ERASE</sub> | Mass erase                                              |     | 30  |     | ma      |  |  |
| Flasii Erase Tillie                | tp_ERASE             | Page erase                                              |     | 30  |     | ms      |  |  |
| Flash Programming<br>Time per Word | t <sub>PROG</sub>    | 32-bit programming mode,<br>f <sub>FLC_CLK</sub> = 1MHz |     | 42  |     | μs      |  |  |
| Flash Endurance                    |                      |                                                         | 10  |     |     | kcycles |  |  |
| Data Retention                     | t <sub>RET</sub>     | T <sub>A</sub> = +125°C                                 | 10  |     |     | years   |  |  |

#### **Electrical Characteristics—SPI**

(Timing specifications are guaranteed by design and not production tested.)

| PARAMETER                                       | SYMBOL                              | CONDITIONS                                                                        | MIN                 | TYP                 | MAX | UNITS |
|-------------------------------------------------|-------------------------------------|-----------------------------------------------------------------------------------|---------------------|---------------------|-----|-------|
| MASTER MODE                                     |                                     |                                                                                   |                     |                     |     |       |
| SPI Master Operating Frequency                  | fMCK                                | f <sub>SYS_CLK</sub> = 100MHz,<br>f <sub>MCK(MAX)</sub> = f <sub>SYS_CLK</sub> /2 |                     |                     | 50  | MHz   |
| SPI Master SCK Period                           | tMCK                                |                                                                                   |                     | 1/f <sub>MCK</sub>  |     | ns    |
| SCK Output Pulse-<br>Width High/Low             | t <sub>MCH</sub> , t <sub>MCL</sub> |                                                                                   | t <sub>MCK</sub> /2 |                     |     | ns    |
| MOSI Output Hold Time<br>After SCK Sample Edge  | tмон                                |                                                                                   | t <sub>MCK</sub> /2 |                     |     | ns    |
| MOSI Output Valid to<br>Sample Edge             | t <sub>MOV</sub>                    |                                                                                   | t <sub>MCK</sub> /2 |                     |     | ns    |
| MOSI Output Hold Time<br>After SCK Low Idle     | t <sub>MLH</sub>                    |                                                                                   |                     | t <sub>MCK</sub> /2 |     | ns    |
| MISO Input Valid to<br>SCK Sample Edge<br>Setup | t <sub>MIS</sub>                    |                                                                                   |                     | 5                   |     | ns    |
| MISO Input to SCK<br>Sample Edge Hold           | t <sub>MIH</sub>                    |                                                                                   |                     | t <sub>MCK</sub> /2 |     | ns    |
| SLAVE MODE                                      |                                     |                                                                                   |                     |                     |     |       |
| SPI Slave Operating Frequency                   | fsck                                |                                                                                   |                     |                     | 50  | MHz   |
| SPI Slave SCK Period                            | tsck                                |                                                                                   |                     | 1/f <sub>SCK</sub>  |     | ns    |
| SCK Input Pulse-Width<br>High/Low               | t <sub>SCH</sub> , t <sub>SCL</sub> |                                                                                   |                     | t <sub>SCK</sub> /2 |     | ns    |
| SSx Active to First Shift Edge                  | t <sub>SSE</sub>                    |                                                                                   |                     | 10                  |     | ns    |

### **Electrical Characteristics—SPI (continued)**

(Timing specifications are guaranteed by design and not production tested.)

| PARAMETER                                                | SYMBOL           | CONDITIONS | MIN | TYP                | MAX | UNITS |
|----------------------------------------------------------|------------------|------------|-----|--------------------|-----|-------|
| MOSI Input to SCK<br>Sample Edge Rise/Fall<br>Setup      | t <sub>SIS</sub> |            |     | 5                  |     | ns    |
| MOSI Input from SCK<br>Sample Edge Transition<br>Hold    | t <sub>SIH</sub> |            |     | 1                  |     | ns    |
| MISO Output Valid After<br>SCLK Shift Edge<br>Transition | t <sub>SOV</sub> |            |     | 5                  |     | ns    |
| SCK Inactive to SSx Inactive                             | t <sub>SSD</sub> |            |     | 10                 |     | ns    |
| SSx Inactive Time                                        | tssh             |            |     | 1/f <sub>SCK</sub> |     | μs    |
| MISO Hold Time After<br>SSx Deassertion                  | t <sub>SLH</sub> |            |     | 10                 |     | ns    |

### Electrical Characteristics—I<sup>2</sup>C

(Timing specifications are guaranteed by design and not production tested.)

| PARAMETER                                              | SYMBOL              | CONDITIONS                                                       | MIN  | TYP | MAX | UNITS |
|--------------------------------------------------------|---------------------|------------------------------------------------------------------|------|-----|-----|-------|
| STANDARD MODE                                          |                     |                                                                  | 1    |     |     | 1     |
| Output Fall Time                                       | t <sub>OF</sub>     | Standard mode, from V <sub>IH(MIN)</sub> to V <sub>IL(MAX)</sub> |      | 150 |     | ns    |
| SCL Clock Frequency                                    | f <sub>SCL</sub>    |                                                                  | 0    |     | 100 | kHz   |
| Low Period SCL Clock                                   | $t_{LOW}$           |                                                                  | 4.7  |     |     | μs    |
| High Time SCL Clock                                    | tHIGH               |                                                                  | 4.0  |     |     | μs    |
| Setup Time for<br>Repeated Start<br>Condition          | t <sub>SU;STA</sub> |                                                                  | 4.7  |     |     | μs    |
| Hold Time for Repeated Start Condition                 | t <sub>HD;STA</sub> |                                                                  | 4.0  |     |     | μs    |
| Data Setup Time                                        | tsu;dat             |                                                                  |      | 300 |     | ns    |
| Data Hold Time                                         | t <sub>HD;DAT</sub> |                                                                  |      | 10  |     | ns    |
| Rise Time for SDA and SCL                              | t <sub>R</sub>      |                                                                  |      | 800 |     | ns    |
| Fall Time for SDA and SCL                              | t <sub>F</sub>      |                                                                  |      | 200 |     | ns    |
| Setup Time for a Stop<br>Condition                     | tsu;sto             |                                                                  | 4.0  |     |     | μs    |
| Bus Free Time Between<br>a Stop and Start<br>Condition | t <sub>BUS</sub>    |                                                                  | 4.7  |     |     | μs    |
| Data Valid Time                                        | t <sub>VD;DAT</sub> |                                                                  | 3.45 |     |     | μs    |
| Data Valid Acknowledge<br>Time                         | t <sub>VD;ACK</sub> |                                                                  | 3.45 |     |     | μs    |

# Electrical Characteristics—I<sup>2</sup>C (continued)

(Timing specifications are guaranteed by design and not production tested.)

| PARAMETER                                              | SYMBOL              | CONDITIONS                                        | MIN  | TYP | MAX  | UNITS |
|--------------------------------------------------------|---------------------|---------------------------------------------------|------|-----|------|-------|
| FAST MODE                                              |                     |                                                   |      |     |      |       |
| Output Fall Time                                       | t <sub>OF</sub>     | From V <sub>IH(MIN)</sub> to V <sub>IL(MAX)</sub> |      | 150 |      | ns    |
| Pulse Width Suppressed by Input Filter                 | t <sub>SP</sub>     |                                                   |      | 75  |      | ns    |
| SCL Clock Frequency                                    | f <sub>SCL</sub>    |                                                   | 0    |     | 400  | kHz   |
| Low Period SCL Clock                                   | t <sub>LOW</sub>    |                                                   | 1.3  |     |      | μs    |
| High Time SCL Clock                                    | tHIGH               |                                                   | 0.6  |     |      | μs    |
| Setup Time for<br>Repeated Start<br>Condition          | tsu;sta             |                                                   | 0.6  |     |      | μѕ    |
| Hold Time for Repeated Start Condition                 | t <sub>HD;STA</sub> |                                                   | 0.6  |     |      | μs    |
| Data Setup Time                                        | t <sub>SU;DAT</sub> |                                                   |      | 125 |      | ns    |
| Data Hold Time                                         | t <sub>HD;DAT</sub> |                                                   |      | 10  |      | ns    |
| Rise Time for SDA and SCL                              | t <sub>R</sub>      |                                                   |      | 30  |      | ns    |
| Fall Time for SDA and SCL                              | t <sub>F</sub>      |                                                   |      | 30  |      | ns    |
| Setup Time for a Stop<br>Condition                     | tsu;sto             |                                                   | 0.6  |     |      | μs    |
| Bus Free Time Between<br>a Stop and Start<br>Condition | <sup>t</sup> BUS    |                                                   | 1.3  |     |      | μѕ    |
| Data Valid Time                                        | t <sub>VD;DAT</sub> |                                                   | 0.9  |     |      | μs    |
| Data Valid Acknowledge<br>Time                         | t <sub>VD;ACK</sub> |                                                   | 0.9  |     |      | μs    |
| FAST MODE PLUS                                         |                     |                                                   |      |     |      |       |
| Output Fall Time                                       | t <sub>OF</sub>     | From V <sub>IH(MIN)</sub> to V <sub>IL(MAX)</sub> |      | 80  |      | ns    |
| Pulse Width Suppressed by Input Filter                 | t <sub>SP</sub>     |                                                   |      | 75  |      | ns    |
| SCL Clock Frequency                                    | f <sub>SCL</sub>    |                                                   | 0    |     | 1000 | kHz   |
| Low Period SCL Clock                                   | t <sub>LOW</sub>    |                                                   | 0.5  |     |      | μs    |
| High Time SCL Clock                                    | tHIGH               |                                                   | 0.26 |     |      | μs    |
| Setup Time for<br>Repeated Start<br>Condition          | tsu;sta             |                                                   | 0.26 |     |      | μѕ    |
| Hold Time for Repeated Start Condition                 | t <sub>HD;STA</sub> |                                                   | 0.26 |     |      | μs    |
| Data Setup Time                                        | tsu;dat             |                                                   |      | 50  |      | ns    |
| Data Hold Time                                         | t <sub>HD;DAT</sub> |                                                   |      | 10  |      | ns    |
| Rise Time for SDA and SCL                              | t <sub>R</sub>      |                                                   |      | 50  |      | ns    |

# Electrical Characteristics—I<sup>2</sup>C (continued)

(Timing specifications are guaranteed by design and not production tested.)

| PARAMETER                                              | SYMBOL              | CONDITIONS | MIN  | TYP | MAX | UNITS |
|--------------------------------------------------------|---------------------|------------|------|-----|-----|-------|
| Fall Time for SDA and SCL                              | t <sub>F</sub>      |            |      | 30  |     | ns    |
| Setup Time for a Stop<br>Condition                     | tsu;sto             |            | 0.26 |     |     | μs    |
| Bus Free Time Between<br>a Stop and Start<br>Condition | t <sub>BUS</sub>    |            | 0.5  |     |     | μs    |
| Data Valid Time                                        | t <sub>VD;DAT</sub> |            | 0.45 |     |     | μs    |
| Data Valid Acknowledge<br>Time                         | t <sub>VD;ACK</sub> |            | 0.45 |     |     | μs    |

### Electrical Characteristics—I<sup>2</sup>S Slave

(Timing specifications are guaranteed by design and not production tested.)

| PARAMETER                                | SYMBOL              | CONDITIONS            | MIN | TYP | MAX   | UNITS               |
|------------------------------------------|---------------------|-----------------------|-----|-----|-------|---------------------|
| Bit Clock Frequency                      | f <sub>BCLK</sub>   | 96kHz LRCLK frequency |     |     | 3.072 | MHz                 |
| BCLK High Time                           | twbclkh             |                       |     | 0.5 |       | 1/f <sub>BCLK</sub> |
| BCLK Low Time                            |                     |                       |     | 0.5 |       | 1/f <sub>BCLK</sub> |
| LRCLK Setup Time                         | tLRCLK_BLCK         |                       |     | 25  |       | ns                  |
| Delay Time, BCLK to<br>SD (Output) Valid | tBCLK_SDO           |                       |     | 12  |       | ns                  |
| Setup Time for SD (Input)                | tsu_sdi             |                       |     | 6   |       | ns                  |
| Hold Time SD (Input)                     | t <sub>HD_SDI</sub> |                       |     | 3   |       | ns                  |

**GPIO Drive Srength:** Note 1: When using a GPIO bias voltage of 2.97V, the drive current capability of the GPIO is 2x that of its drive strength when using a GPIO bias voltage of 1.71V.

# High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT




Figure 1. Power-Supply Operational Modes




Figure 2. SPI Master Mode Timing Diagram




Figure 3. SPI Slave Mode Timing Diagram




Figure 4. I<sup>2</sup>C Timing Diagram





Figure 5. I<sup>2</sup>S Timing Diagram

### **Pin Configuration**

#### **40 TQFN**



### **Pin Description**

|                                                                                               |                   |                                | Fl                                                | JNCTION MOI | DE       |   |                                                                                                                              |  |  |  |
|-----------------------------------------------------------------------------------------------|-------------------|--------------------------------|---------------------------------------------------|-------------|----------|---|------------------------------------------------------------------------------------------------------------------------------|--|--|--|
| PIN                                                                                           | NAME              | Primary<br>Signal<br>(Default) | Function 1   Function 2   Function 3   Function 4 |             | FUNCTION |   |                                                                                                                              |  |  |  |
| POWER (See the <u>Applications Information</u> section for bypass capacitor recommendations.) |                   |                                |                                                   |             |          |   |                                                                                                                              |  |  |  |
| 40                                                                                            | V <sub>CORE</sub> | _                              | _                                                 | _           | _        | _ | Digital Power-Supply Input. Bypass with 100nF to $V_{SS}$ and 1 $\mu$ F with 10m $\Omega$ to 150m $\Omega$ ESR to $V_{SS}$ . |  |  |  |
| 32                                                                                            | V <sub>REG1</sub> | _                              | _                                                 | _           | _        | _ | Bypass with 4.7nF to V <sub>SS</sub> . Do not connect this device pin to any other external circuitry.                       |  |  |  |
| 37                                                                                            | V <sub>DD</sub>   | _                              | _                                                 | _           | _        | _ | Power-Supply Input. Bypass with 100nF to $V_{SS}$ and 1μF with 10mΩ to 150mΩ ESR to $V_{SS}$ .                               |  |  |  |
| 36                                                                                            | V <sub>SS</sub>   | _                              | _                                                 | _           | _        | _ | Digital Ground                                                                                                               |  |  |  |

# High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

#### **40 TQFN**

|        |            |                                | Fl                      | JNCTION MOD             | DE                      |                         |                                                                                                                                                                                                                                                                                                                                                 |  |  |
|--------|------------|--------------------------------|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|
| PIN    | NAME       | Primary<br>Signal<br>(Default) | Alternate<br>Function 1 | Alternate<br>Function 2 | Alternate<br>Function 3 | Alternate<br>Function 4 | FUNCTION                                                                                                                                                                                                                                                                                                                                        |  |  |
| RESET  | AND CONT   | ROL                            |                         |                         |                         |                         |                                                                                                                                                                                                                                                                                                                                                 |  |  |
| 35     | RSTN       | _                              | _                       | _                       | _                       | _                       | Active-Low, External System Reset Input. The device remains in reset while this pin is in its active state. When the pin transitions to its inactive state, the device performs a POR reset (resetting all logic on all supplies except for real-time clock circuitry) and begins execution. This pin has an internal pullup to the VDD supply. |  |  |
| CLOC   | K          |                                |                         |                         |                         |                         |                                                                                                                                                                                                                                                                                                                                                 |  |  |
| 38     | 32KOUT     | _                              | _                       | _                       | _                       | _                       | 32kHz Crystal Oscillator Output. Refer to the <u>MAX32670/MAX32671</u> <u>User Guide</u> for determination of the required external stability capacitors.                                                                                                                                                                                       |  |  |
| 39     | 32KIN      | _                              | _                       | _                       | _                       | _                       | 32kHz Crystal Oscillator Input. Connect a 32kHz crystal between 32KIN and 32KOUT for RTC operation. Refer to the MAX32670/ MAX32671 User Guide for determination of the required external stability capacitors. Optionally, this pin can be configured as the input for an external CMOS- level clock source.                                   |  |  |
| 33     | HFXIN      | _                              | _                       | _                       | _                       | -                       | RF Crystal Oscillator Input. Connect the crystal between HFXIN and HFXOUT. Optionally, this pin can be configured as the input for an external square-wave source. See the <i>Electrical Characteristics</i> table for details of the crystal requirements.                                                                                     |  |  |
| 34     | HFXOUT     | _                              | _                       | _                       | _                       | _                       | RF Crystal Oscillator Output. Connect the crystal between HFXIN and HFXOUT. See the <u>Electrical</u> <u>Characteristics</u> table for details of the crystal requirements.                                                                                                                                                                     |  |  |
| GPIO A | AND ALTERI | NATE FUNCT                     | ON (See the A           | Applications In         | <u>nformation</u> sec   | tion for GPIO           | and Alternate Function Matrices.)                                                                                                                                                                                                                                                                                                               |  |  |
| 4      | P0.0       | P0.0                           | SWDIO                   | _                       | TMR0C_IA                | _                       | Single-Wire Debug I/0; Timer 0 Port Map C Input. This device pin also controls the behavior of the device when exiting a reset event. See <a href="#">Applications Information</a> for details.                                                                                                                                                 |  |  |
| 5      | P0.1       | P0.1                           | SWDCLK                  | _                       | TMR0C_O                 | _                       | Single-Wire Debug Clock; Timer 0<br>Port Map C Output                                                                                                                                                                                                                                                                                           |  |  |

# High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

#### **40 TQFN**

|     |       |                                | Fl                      |                         |                         |                         |                                                                                                                                                                                                         |
|-----|-------|--------------------------------|-------------------------|-------------------------|-------------------------|-------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PIN | NAME  | Primary<br>Signal<br>(Default) | Alternate<br>Function 1 | Alternate<br>Function 2 | Alternate<br>Function 3 | Alternate<br>Function 4 | FUNCTION                                                                                                                                                                                                |
| 6   | P0.2  | P0.2                           | SPI0_MISO               | UART1B_R<br>X           | TMR1C_IA                | _                       | SPI0 Master In Slave Out; UART 1<br>Port Map B Rx; Timer 1 Port Map C<br>Input                                                                                                                          |
| 7   | P0.3  | P0.3                           | SPI0_MOSI               | UART1B_T<br>X           | TMR1C_OA                | _                       | SPI0 Master Out Slave In; UART 1<br>Port Map B Tx; Timer 1 Port Map C<br>Output                                                                                                                         |
| 8   | P0.4  | P0.4                           | SPI0_SCK                | UART1B_C<br>TS          | TMR2C_IA                | _                       | SPI0 Serial Clock; UART 1 Port Map<br>B CTS; Timer 2 Port Map C Input                                                                                                                                   |
| 9   | P0.5  | P0.5                           | SPI0_SS0                | UART1B_R<br>TS          | TMR2C_OA                | DIV_CLK_<br>OUTA        | SP0 Slave Select 0; UART 1 Port<br>Map B RTS; Timer 2 Port Map C<br>Output; Divided Clock Output Port<br>Map A                                                                                          |
| 10  | P0.6  | P0.6                           | I2C0_SCL                | LPTMR0B_I<br>A          | TMR3C_IA                | _                       | I2C0 Serial Clock; Low-Power Timer<br>0 Port Map B Input; Timer 3 Port<br>Map C Input                                                                                                                   |
| 11  | P0.7  | P0.7                           | I2C0_SDA                | LPTMR0B_<br>OA          | TMR3C_OA                | _                       | I2C0 Serial Data; Low-Power Timer 0<br>Port Map B Output; Timer 3 Port Map<br>C Output                                                                                                                  |
| 20  | P0.8  | P0.8                           | UART0A_R<br>X           | 12S0_SDO                | TMR0C_IA                | _                       | UART 0 Port Map A Rx; I2S0 Serial Data Output; Timer 0 Port Map C Input. This device pin also controls the behavior of the device when exiting a reset event. See Applications Information for details. |
| 21  | P0.9  | P0.9                           | UART0A_T<br>X           | I2S0_LRCL<br>K          | TMR0C_OA                | _                       | UART 0 Port Map A Tx; I2S0 Left/<br>Right Clock; Timer 0 Port Map C<br>Output                                                                                                                           |
| 22  | P0.10 | P0.10                          | UART0A_C<br>TS          | I2S0_BCLK               | TMR1C_IA                | DIV_CLK_<br>OUTB        | UART 0 Port Map A CTS; I2S0 Bit<br>Clock; Timer 1 Port Map C Input;<br>Divided Clock Output Port Map B                                                                                                  |
| 23  | P0.11 | P0.11                          | UARTOA_R<br>TS          | 12S0_SDI                | TMR1C_OA                | _                       | UART 0 Port Map A RTS; I2S0 Serial<br>Data Input; Timer 1 Port Map C<br>Output                                                                                                                          |
| 24  | P0.12 | P0.12                          | I2C1_SCL                | EXT_CLK2                | TMR2C_IA                | EXT_CLK1                | I2C1 Serial Clock; Low-Power<br>External Clock Input; Timer 2 Port<br>Map C Input; External Clock Input                                                                                                 |
| 25  | P0.13 | P0.13                          | I2C1_SDA                | 32KCAL                  | TMR2C_OA                | SPI1_SS0                | I2C1 Serial Data; 32.768kHz<br>Calibration Output; Timer 2 Port Map<br>C Output; SPI1 Slave Select 0                                                                                                    |
| 26  | P0.14 | P0.14                          | SPI1_MISO               | UART2B_R<br>X           | TMR3C_IA                | _                       | SPI1 Master In Slave Out; UART 2<br>Port Map B Rx; Timer 3 Port Map C<br>Input                                                                                                                          |
| 27  | P0.15 | P0.15                          | SPI1_MOSI               | UART2B_T<br>X           | TMR3C_OA                | _                       | SPI1 Master Out Slave In; UART 2<br>Port Map B Tx; Timer 3 Port Map C<br>Output                                                                                                                         |

# High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

#### **40 TQFN**

|     |       |                                | Fl                      |                         |                         |                         |                                                                                                      |
|-----|-------|--------------------------------|-------------------------|-------------------------|-------------------------|-------------------------|------------------------------------------------------------------------------------------------------|
| PIN | NAME  | Primary<br>Signal<br>(Default) | Alternate<br>Function 1 | Alternate<br>Function 2 | Alternate<br>Function 3 | Alternate<br>Function 4 | FUNCTION                                                                                             |
| 28  | P0.16 | P0.16                          | SPI1_SCK                | UART2B_C<br>TS          | TMR0C_IA                | _                       | SPI1 Serial Clock; UART 2 Port Map<br>B CTS; Timer 0 Port Map C Input                                |
| 29  | P0.17 | P0.17                          | SPI1_SS0                | UART2B_R<br>TS          | TMR0C_OA                | _                       | SPI1 Slave Select 0; UART 2 Port<br>Map B RTS; Timer 0 Port Map C<br>Output                          |
| 30  | P0.18 | P0.18                          | I2C2_SCL                | _                       | TMR1C_IA                | _                       | I2C2 Serial Clock; Timer 1 Port Map<br>C Input                                                       |
| 31  | P0.19 | P0.19                          | I2C2_SDA                | _                       | TMR1C_OA                | _                       | I2C2 Serial Data; Timer 1 Port Map<br>C Output                                                       |
| 1   | P0.20 | P0.20                          | CM4_RX                  | _                       | TMR2C_IA                | SWDCLKB                 | CM4 Rx Event Input; Timer 2 Port<br>Map C Input; Single-Wire Debug<br>Clock Port Map B               |
| 2   | P0.21 | P0.21                          | CM4_TX                  | _                       | TMR2C_OA                | _                       | CM4 Tx Event Output; Timer 2 Port<br>Map C Output                                                    |
| 3   | P0.22 | P0.22                          | LPTMR1A_I<br>A          | _                       | TMR3C_IA                | SWDIOB                  | Low-Power Timer 1 Port Map A<br>Input; Timer 3 Port Map C Input;<br>Single-Wire Debug Port Map B I/O |
| 12  | P0.23 | P0.23                          | LPTMR1A_<br>OA          | _                       | TMR3C_OA                | _                       | Low-Power Timer 1 Port Map A<br>Output; Timer 3 Port Map C Output                                    |
| 13  | P0.24 | P0.24                          | LPUART0_<br>CTS         | UART0B_R<br>X           | TMR0C_IA                | _                       | Low-Power UART 0 CTS; UART0<br>Port Map B Rx; Timer 0 Port Map C<br>Input                            |
| 14  | P0.25 | P0.25                          | LPUART0_<br>RTS         | UART0B_T<br>X           | TMR0C_OA                | _                       | Low-Power UART 0 RTS; UART 0<br>Port Map B Tx; Timer 0 Port Map C<br>Output                          |
| 15  | P0.26 | P0.26                          | LPUART0_<br>RX          | UART0B_C<br>TS          | TMR1C_IA                | _                       | Low-Power UART 0 Rx; UART 0 Port<br>Map B CTS; Timer 1 Port Map C<br>Input                           |
| 16  | P0.27 | P0.27                          | LPUART0_<br>TX          | UART0B_R<br>TS          | TMR1C_OA                | _                       | Low-Power UART 0 Tx; UART 0 Port<br>Map B RTS; Timer 1 Port Map C<br>Output                          |
| 17  | P0.28 | P0.28                          | UART1A_R<br>X           | _                       | TMR2C_IA                | _                       | UART 1 Port Map A Rx; Timer 2 Port<br>Map C Input                                                    |
| 18  | P0.29 | P0.29                          | UART1A_T<br>X           | _                       | TMR2C_OA                | _                       | UART 1 Port Map A Tx; Timer 2 Port<br>Map C Output                                                   |
| 19  | P0.30 | P0.30                          | UART1A_C<br>TS          | _                       | TMR3C_IA                | _                       | UART 1 Port Map A CTS; Timer 3<br>Port Map C Input                                                   |

#### **Detailed Description**

#### MAX32670/MAX32671

The MAX32670/MAX32671 are ultra-low-power, cost-effective, high-reliability 32-bit microcontrollers enabling designs with complex sensor processing without compromising battery life. They combine a flexible and versatile power management unit with the powerful Arm Cortex-M4 processor with FPU. They also offer legacy designs an easy and cost optimal upgrade path from 8- or 16-bit microcontrollers. ECC (capable of SEC-DED) for both flash and SRAM provides extremely reliable code execution. The devices integrate up to 384KB of flash memory and 160KB (128KB with ECC) of SRAM to accommodate application and sensor code.

The devices feature five powerful and flexible power modes. They can operate from a single-supply battery or a dual-supply typically provided by a PMIC. The I<sup>2</sup>C ports support standard, fast, fast-plus, and high-speed modes, operating up to 3400kbps. The SPI ports can run up to 50MHz in both master and slave mode, and three UARTs can run up to 4000kBd. One low-power UART can run up to 1000kBd. Four general-purpose 32-bit timers, two low-power 32-bit timers, two windowed watchdog timers, and a real-time clock (RTC) are also provided. An I<sup>2</sup>S interface provides digital audio streaming to a codec.

#### **Arm Cortex-M4 Processor with FPU Engine**

The Arm Cortex-M4 processor with FPU combines high-efficiency signal processing functionality with low power, low cost, and ease of use.

The Arm Cortex-M4 processor with FPU supports single instruction multiple data (SIMD) path DSP extensions, providing:

- Four parallel 8-bit add/sub
- Floating point single precision
- Two parallel 16-bit add/sub
- Two parallel MACs
- 32- or 64-bit accumulate
- Signed, unsigned, data with or without saturation

#### **Memory**

#### **Internal Flash Memory**

384KB of internal flash memory with error correction provides nonvolatile storage of program and data memory.

#### **Internal SRAM**

The internal 160KB SRAM provides low-power retention of application information in all power modes except STORAGE. For enhanced system reliability, the SRAM can be configured as 128KB with ECC SEC-DED. The SRAM can be divided into granular banks that create a flexible SRAM retention architecture. This data-retention feature is optional, and is configurable. This granularity allows the application to minimize its power consumption by only retaining the most essential data.

#### Clocking Scheme

Multiple clock sources can be selected as the system clock:

- Internal primary oscillator (IPO) at a nominal frequency of 100MHz
- Internal nanoring oscillator at 80kHz
- External RTC oscillator at 32.768kHz (ERTCO) (external crystal required)
- Internal baud rate oscillator at 7.3728MHz (IBRO)
- External RF oscillator at 16MHz to 32MHz (ERFO) (external crystal required)
- External square-wave clock up to 50MHz
- External square-wave clock up to 1MHz for LPTMR0, LPTMR1, and LPUART

An external 32.768kHz time base is required when using the RTC.




Figure 6. Clocking Scheme

#### **General-Purpose I/O and Special Function Pins**

Most general-purpose I/O (GPIO) pins share both a firmware-controlled I/O function and one or more special function signals associated with peripheral modules. Pins can be individually enabled for GPIO or peripheral special function use. Configuring a pin as a special function usually supersedes its use as a firmware-controlled I/O. Though this multiplexing between peripheral and GPIO functions is usually static, it can also be done dynamically. The electrical characteristics of a GPIO pin are identical whether the pin is configured as an I/O or special function, except where explicitly noted in the

# High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

#### Electrical Characteristics tables.

In GPIO mode, each pin of a port has an interrupt function that can be independently enabled and configured as a levelor edge-sensitive interrupt. All GPIOs share the same interrupt vector. Some packages do not have all of the GPIOs available.

When configured as GPIOs, the following features are provided. These features can be independently enabled or disabled on a per-pin basis.

- Configurable as input, output, bidirectional, or high-impedance
- Optional internal pullup resistor or internal pulldown resistor when configured as input
- Exit from low-power modes on rising or falling edge
- Selectable standard- or high-drive modes

The MAX32670/MAX32671 provide up to 31 GPIOs for the 40-pin TQFN.

#### **Standard DMA Controller**

The standard direct memory access (DMA) controller provides a means to offload the CPU for memory/peripheral data transfer leading to a more power-efficient system. It allows automatic one-way data transfer between two entities. These entities can be either memories or peripherals. The transfers are done without using CPU resources. The following transfer modes are supported:

- 8 channel
- Peripheral to data memory
- Data memory to peripheral
- Data memory to data memory
- Event support

All DMA transactions consist of an AHB burst read into the DMA FIFO followed immediately by an AHB burst write from the FIFO.

#### **Power Management**

#### **Power Management Unit**

The power management unit (PMU) provides the optimal mix of high-performance and low-power consumption. It exercises intelligent, precise control of power distribution to the CPU and peripheral circuitry.

The PMU provides the following features:

- User-configurable system clock
- Automatic enabling and disabling of crystal oscillators based on power mode
- · Multiple clock domains
- · Fast wakeup of powered-down peripherals when activity detected

#### **ACTIVE Mode**

In this mode, the CPU is executing application code and all digital and analog peripherals are available on demand. Dynamic clocking disables local clocks in peripherals not in use. This mode corresponds to the Arm Cortex-M4 processor with FPU Active mode.

#### **SLEEP Mode**

This mode allows for lower power consumption operation than ACTIVE mode. The CPU is asleep, peripherals are on, and the standard DMA block is available. The GPIO or any active peripheral can be configured to interrupt and cause transition to the ACTIVE mode. This mode corresponds to the Arm Cortex-M4 processor with FPU Sleep mode.

#### **DEEPSLEEP Mode**

In this mode, CPU and critical peripheral configuration settings and all volatile memory are preserved.

The device status is a follows:

# High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

- The CPU is powered down. The system state and all SRAM is retained.
- The GPIO pins retain their state.
- The transition from DEEPSLEEP to ACTIVE mode is faster than the transition from BACKUP mode because system initialization is not required.
- The system oscillators are all disabled to provide additional power savings over SLEEP mode.
- LPUART0 and LPTMR0/1 can be active and are optional wake-up sources.

This mode corresponds to the Arm Cortex-M4 with FPU DeepSleep mode.

#### **BACKUP Mode**

This mode places the CPU in a static, low-power state. BACKUP mode supports the same wake-up sources as DEEPSLEEP mode.

The device status is as follows:

- The CPU is powered down.
- SRAM retention as per Table 1. Each of the RAM blocks can be retained.
- LPUART0 and LPTMR0/1 can be active and are optional wake-up sources.

#### Table 1. BACKUP Mode RAM Retention

| RAM BLOCK | RAM SIZE WITHOUT ECC (KB) | RAM SIZE WITH ECC (KB) |
|-----------|---------------------------|------------------------|
| SYSRAM0   | 20                        | 16                     |
| SYSRAM1   | 20                        | 16                     |
| SYSRAM2   | 40                        | 32                     |
| SYSRAM3   | 80                        | 64                     |

#### **STORAGE Mode**

The device status is as follows:

- The CPU is powered off.
- All peripherals are powered off.
- Wake-up from GPIO interrupt.
- RTC can be enabled.
- No SRAM retention.

#### **Real-Time Clock**

A real-time clock (RTC) keeps the time of day in absolute seconds. The 32-bit seconds register can count up to approximately 136 years and be translated to calendar format by application software.

The RTC provides a time-of-day alarm that can be programmed to any future value between 1 second and 12 days. When configured for long intervals, the time-of-day alarm can be used as a power-saving timer, allowing the device to remain in an extremely low-power mode, but still awaken periodically to perform assigned tasks. A second independent 32-bit 1/4096 subsecond alarm can be programmed between 244µs and 12 days. Both can be configured as recurring alarms. When enabled, either alarm can cause an interrupt or wake the device from most low-power modes.

The time base is generated by a 32.768kHz crystal or an external clock source that must meet the electrical/timing requirements in the *Electrical Characteristics* table.

An RTC calibration feature provides the ability for user-software to compensate for minor variations in the RTC oscillator, crystal, temperature, and board layout. Enabling the 32KCAL alternate function outputs a timing signal derived from the RTC. External hardware can measure the frequency and adjust the RTC frequency in increments of  $\pm 127$ ppm with 1ppm resolution. Under most circumstances, the oscillator does not require any calibration.

#### Windowed Watchdog Timer (WWDT)

Microcontrollers are often used in harsh environments where electrical noise and electromagnetic interference (EMI) are

# High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

abundant. Without proper safeguards, these hazards can disturb device operation and corrupt program execution. One of the most effective countermeasures is the windowed watchdog timer (WWDT), which detects runaway code or system unresponsiveness.

The WWDT is a 32-bit, free-running counter with a configurable prescaler. When enabled, the WWDT must be periodically reset by the application software. Failure to reset the WWDT within the user-configurable timeout period indicates that the application software is not operating correctly and results in a WWDT timeout. A WWDT timeout can trigger an interrupt, system reset, or both. Either response forces the instruction pointer to a known good location before resuming instruction execution. The windowed timeout period feature provides more detailed monitoring of system operation, requiring the WWDT to be reset within a specific window of time.

The WWDT supports multiple clock option:

- 100MHz IPO
- 16MHz to 32MHz ERFO (external crystal required)
- 7.3728MHz IBRO
- 80kHz INRO
- 32.768kHz ERTCO (external crystal required)
- External square-wave clock up to 50MHz
- PCLK

The MAX32670/MAX32671 provide two instances of the windowed watchdog timer (WWDT0, WWDT1).

#### 32-Bit Timer/Counter/PWM (TMR, LPTMR)

General-purpose, 32-bit timers provide timing, capture/compare, or generation of pulse-width modulated (PWM) signals with minimal software interaction.

The timer provides the following features:

- 32-bit up/down autoreload
- Programmable prescaler
- PWM output generation
- Capture, compare, and capture/compare capability
- External pin multiplexed with GPIO for timer input, clock gating or capture
- Timer output pin
- TMR0-TMR3 can be configured as 2 × 16-bit general-purpose timers
- Timer interrupt

The MAX32670/MAX32671 provide six 32-bit timers (TMR0, TMR1, TMR2, TMR3, LPTMR0, LPTMR1). LPTMR0 and LPTMR1 are capable of operation in the low-power SLEEP, DEEPSLEEP, and BACKUP modes.

I/O functionality is supported for all of the timers. Note that the function of a port can be multiplexed with other functions on the GPIO pins, so it might not be possible to use all the ports depending on the device configuration. See <u>Table 2</u> for individual timer features.

**Table 2. Timer Configuration Options** 

|                    | SINGLE    | DUAL      | POWER           |          |      |      | CLOC | K SOU | RCE   |          |          |
|--------------------|-----------|-----------|-----------------|----------|------|------|------|-------|-------|----------|----------|
| INSTANCE 32<br>BIT | 32<br>BIT | 16<br>BIT | MODE            | AOD_PCLK | PCLK | IBRO | ERFO | INRO  | ERTCO | EXT_CLK1 | EXT_CLK2 |
| TMR0               | YES       | YES       | ACTIVE<br>SLEEP | NO       | YES  | YES  | YES  | NO    | NO    | YES      | NO       |
| TMR1               | YES       | YES       | ACTIVE<br>SLEEP | NO       | YES  | YES  | YES  | NO    | NO    | YES      | NO       |
| TMR2               | YES       | YES       | ACTIVE<br>SLEEP | NO       | YES  | YES  | YES  | NO    | NO    | YES      | NO       |
| TMR3               | YES       | YES       | ACTIVE<br>SLEEP | NO       | YES  | YES  | YES  | NO    | NO    | YES      | NO       |

**Table 2. Timer Configuration Options (continued)** 

| LOTMO      | VEC | NO     | ACTIVE<br>SLEEP     | YES | 20 | NO | NO | VEO | VEO | NO | VEO |
|------------|-----|--------|---------------------|-----|----|----|----|-----|-----|----|-----|
| LPTMR0 YES |     | NO     | DEEPSLEEP<br>BACKUP | NO  | NO | NO | NO | YES | YES | NO | YES |
| L DTMD4    | YES | YES NO | ACTIVE<br>SLEEP     | YES | NO | NO | NO | YES | YES | NO | YES |
| LPTMR1     |     |        | DEEPSLEEP<br>BACKUP | NO  |    |    |    |     |     |    |     |

#### **Serial Peripherals**

#### I<sup>2</sup>C Interface (I2C)

The I<sup>2</sup>C interface is a bidirectional, two-wire serial bus that provides a medium-speed communications network. It can operate as a one-to-one, one-to-many or many-to-many communications medium. These engines support standard-mode, fast-mode plus and high-speed mode I<sup>2</sup>C speeds. It provides the following features:

- Master or slave mode operation
  - · Supports up to four different slave addresses in slave mode
- Supports standard 7-bit addressing or 10-bit addressing
- RESTART condition
- Interactive receive mode
- Tx FIFO preloading
- Support for clock stretching to allow slower slave devices to operate on higher speed busses
- Multiple transfer rates
  - Standard mode: 100kbps
  - Fast mode: 400kbps
  - Fast mode plus: 1000kbps
  - · High-speed mode: 3400kbps
- Internal filter to reject noise spikes
- Receiver FIFO depth of 8 bytes
- · Transmitter FIFO depth of 8 bytes

The MAX32670/MAX32671 provide three instances of the I<sup>2</sup>C peripheral (I2C0, I2C1, I2C2).

#### Serial Peripheral Interface (SPI)

The serial peripheral interface (SPI) is a highly configurable, flexible, and efficient synchronous interface among multiple SPI devices on a single bus. The bus uses a single clock signal and multiple data signals, and one or more slave select lines to address only the intended target device. The SPI operates independently and requires minimal processor overhead.

The provided SPI peripherals can operate in either slave or master mode and provide the following features:

- SPI modes 0, 1, 2, 3 for single-bit communication
- 3- or 4-wire mode for single-bit slave device communication
- Full-duplex operation in single-bit, 4-wire mode
- Multimaster mode fault detection
- Programmable interface timing
- Programmable SCK frequency and duty cycle
- 32-byte transmit and receive FIFOs
- Slave select assertion and deassertion timing with respect to leading/trailing SCK edge

The MAX32670/MAX32671 provide three instances of the SPI peripheral (SPI0, SPI1, SPI2). See <u>Table 3</u> for configuration options.

**Table 3. SPI Configuration Options** 

| INSTANCE | DATA                 | SLAVE SELECT<br>LINES | MAXIMUM FREQUENCY MASTER MODE (MHz) | MAXIMUM FREQUENCY SLAVE MODE (MHz) |  |  |
|----------|----------------------|-----------------------|-------------------------------------|------------------------------------|--|--|
|          |                      | 40 TQFN               |                                     |                                    |  |  |
| SPI0     | 3<br>wire,<br>4 wire | 1                     | 50                                  | 50                                 |  |  |
| SPI1     | 3<br>wire,<br>4 wire | 1                     | 50                                  | 50                                 |  |  |
| SPI2     | 3<br>wire,<br>4 wire | 1                     | 50                                  | 50                                 |  |  |

#### I<sup>2</sup>S Interface (I2S)

The I<sup>2</sup>S interface is a bidirectional, four-wire serial bus that provides serial communications for codecs and audio amplifiers compliant with the I<sup>2</sup>S Bus Specification, June 5, 1996. It provides the following features:

- Master and slave mode operation
- Support for 4 channels
- 8-, 16-, 24-, and 32-bit frames
- Receive and transmit DMA support
- Wakeup on FIFO status (full/empty/threshold)
- Pulse density modulation support for receive channel
- Word select polarity control
- · First bit position selection
- Interrupts generated for FIFO status
- · Receiver FIFO depth of 32 bytes
- Transmitter FIFO depth of 32 bytes

The MAX32670/MAX32671 provide one instance of the I<sup>2</sup>S peripheral (I2S0).

#### **UART (UART, LPUART)**

The universal asynchronous receiver-transmitter (UART, LPUART) interface supports full-duplex asynchronous communication with optional hardware flow control (HFC) modes to prevent data overruns. If HFC mode is enabled on a given port, the system uses two extra pins to implement the industry-standard request to send (RTS) and clear to send (CTS) flow control signaling. Each instance is individually programmable.

- 2-wire interface or 4-wire interface with flow control
- 8-byte send/receive FIFO
- Full-duplex operation for asynchronous data transfers
- Interrupts available for frame error, parity error, CTS, Rx FIFO overrun, and FIFO full/partially full conditions
- · Automatic parity and frame error detection
- Independent baud-rate generator
- Programmable 9th-bit parity support
- Multidrop support
- Start/stop bit support
- Hardware flow control using RTS/CTS
- 4000kBd for UART maximum baud rate
- 1000kBd for LPUART maximum baud rate
- Two DMA channels can be connected (read and write FIFOs)
- Programmable word size (5 bits to 8 bits)

The MAX32670/MAX32671 provide four instances of the UART peripheral (UART0, UART1, UART2, LPUART0). LPUART0 is capable of operation in the low-power SLEEP, DEEPSLEEP, and BACKUP modes. See  $\underline{\text{Table 4}}$  for configuration options.

#### **Table 4. UART Configuration Options**

| INSTANCE | POWER MODE       | CLOCK SOURCE |      |      |      |      |       |          |          |
|----------|------------------|--------------|------|------|------|------|-------|----------|----------|
| INSTANCE | POWER MODE       | AOD_PCLK     | PCLK | IBRO | ERFO | INRO | ERTCO | EXT_CLK1 | EXT_CLK2 |
| UART0    | ACTIVE           | NO           | YES  | YES  | YES  | NO   | NO    | YES      | NO       |
| UART1    | ACTIVE           | NO           | YES  | YES  | YES  | NO   | NO    | YES      | NO       |
| UART2    | ACTIVE           | NO           | YES  | YES  | YES  | NO   | NO    | YES      | NO       |
| LPUART0  | ACTIVE/SLEEP     | E/SLEEP YES  |      | NO   | NO   | YES  | YES   | NO       | YES      |
|          | DEEPSLEEP/BACKUP | NO           | NO   | INO  | I NO | 123  | 163   | NO       | 1 5      |

#### Security

#### **AES**

The dedicated hardware-based AES engine supports the following algorithms:

- AES-128
- AES-192
- AES-256

The AES keys are automatically generated by the engine and stored in dedicated flash to protect against tampering. Key generation and storage is transparent to the user.

#### **True Random Number Generator (TRNG)**

Random numbers are a vital part of a secure application, providing random numbers that can be used for cryptographic seeds or strong encryption keys to ensure data privacy.

Software can use random numbers to trigger asynchronous events that result in nondeterministic behavior. This is helpful in thwarting replay attacks or key search approaches. An effective true random number generator (TRNG) must be continuously updated by a high-entropy source.

The provided TRNG is continuously driven by a physically-unpredictable entropy source. It generates a 128-bit true random number in 128 system clock cycles.

The TRNG can support the system-level validation of many security standards such as FIPS 140-2, PCI-PED, and Common Criteria. Contact Maxim for details of compliance with specific standards.

#### **CRC Module**

A cyclic redundancy check (CRC) hardware module provides fast calculations and data integrity checks by application software. The CRC module supports the following polynomials:

- CRC-16-CCITT
- CRC-32 (X32 + X26 + X23 + X22 + X16 + X12 + X11 + X10 + X8 + X7 + X5 + X4 + X2 + X + 1)

#### **Bootloader**

The bootloader allows loading and verification of program memory through a serial interface. Features include:

- Bootloader interface through UART
- Program loading of Motorola<sup>®</sup> SREC format files
- Permanent lock state prevents altering or erasing program memory
- Access to the USN for device or customer application identification
- Disable SWD interface to block debug access port functionality

# High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

#### **Secure Boot**

The optional secure boot feature ensures software integrity by automatically comparing program memory against a stored HMAC SHA-256 hash value after every reset. Programs that fail the integrity check indicate corrupted or modified program memory and are prevented from executing any instructions.

Devices with the secure boot feature also provide an optional challenge/response that authenticates before executing bootloader commands.

#### **Debug and Development Interface (SWD)**

The serial wire debug interface is used for code loading and in-circuit emulation (ICE) debug activities. All devices in mass production have the debugging/development interface enabled.

#### **Applications Information**

#### **Bypass Capacitors**

The proper use of bypass capacitors reduces noise generated by the IC into the ground plane. The <u>Pin Descriptions</u> table indicates which pins should be connected to bypass capacitors, and the appropriate ground plane.

It is recommended that one instance of a bypass capacitor should be connected to each pin/ball of the IC package. For example, if the <u>Pin Descriptions</u> table shows four device pins associated with voltage supply A, a separate capacitor should be connected to each pin for a total of four capacitors.

Capacitors should be placed as close as possible to their corresponding device pins. Pins which recommend more than one value of capacitor per pin should place them in parallel with the lowest value capacitor first, closest to the pin.

#### **Bootloader Activation**

Activation of the device bootloader is accomplished by cycling the RSTN device pin while applying a logic low to the device pins as indicated in <u>Table 5</u>.

**Table 5. Bootloader Activation Summary** 

| PART          | ACTIVATION PINS |        |  |  |  |
|---------------|-----------------|--------|--|--|--|
| PARI          | UART0_RX        | SWDCLK |  |  |  |
| MAX32670GTL+  | P0.8            | P0.0   |  |  |  |
| MAX32670GTL+T | P0.8            | P0.0   |  |  |  |
| MAX32671GTL+  | P0.8            | P0.0   |  |  |  |
| MAX32671GTL+T | P0.8            | P0.0   |  |  |  |

#### **Ordering Information**

| PART           | FLASH (KB) | SRAM (KB) | BOOTLOADER | SECURE BOOT | PIN-PACKAGE |
|----------------|------------|-----------|------------|-------------|-------------|
| MAX32670GTL+   | 384        | 160       | YES        | NO          | 40 TQFN     |
| MAX32670GTL+T  | 384        | 160       | YES        | NO          | 40 TQFN     |
| MAX32671GTL+*  | 384        | 160       | YES        | YES         | 40 TQFN     |
| MAX32671GTL+T* | 384        | 160       | YES        | YES         | 40 TQFN     |

T = Tape and reel. Full reel.

<sup>\*</sup>Future product—contact factory for availability.

# High-Reliability, Ultra-Low-Power Microcontroller Powered by Arm Cortex-M4 Processor with FPU for Industrial and IoT

#### **Revision History**

| REVISION<br>NUMBER | REVISION DATE | DESCRIPTION                                                                                                                                                                                                                                                                                                                      | PAGES<br>CHANGED                  |
|--------------------|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------|
| 0                  | 4/20          | Initial release                                                                                                                                                                                                                                                                                                                  | _                                 |
| 1                  | 5/20          | Added MAX32671 and updated Pin Description                                                                                                                                                                                                                                                                                       | 1–44                              |
| 2                  | 5/21          | Updated <u>Pin Descriptions</u> . Updated <u>Simplified Block Diagram</u> . Added Bootloader and Secure Boot descriptions. Added new Bootloader Activation description in <u>Applications Information</u> . Added ERTCO stability capacitor requirements. Updated the <u>Clocking Scheme</u> . Changed the ERFO frequency range. | 1, 2, 23, 32–35,<br>36, 39, 42–44 |

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for ARM Microcontrollers - MCU category:

Click to view products by Maxim manufacturer:

Other Similar products are found below:

R7FS3A77C2A01CLK#AC1 MB96F119RBPMC-GSE1 MB9BF122LPMC1-G-JNE2 MB9BF122LPMC-G-JNE2 MB9BF128SAPMC-GE2
MB9BF218TBGL-GE1 MB9BF529TBGL-GE1 26-21/R6C-AT1V2B/CT 5962-8506403MQA MB9AF342MAPMC-G-JNE2
MB96F001YBPMC1-GSE1 MB9BF121KPMC-G-JNE2 VA10800-D000003PCA CP8547AT CY9AF156NPMC-G-JNE2
MB9BF104NAPMC-G-JNE1 ADUCM410BCBZ-RL7 GD32f303RGT6 NHS3152UK/A1Z MK26FN2M0CAC18R EFM32TG230F32-D-QFN64 EFM32TG232F32-D-QFP64 EFM32TG825F32-D-BGA48 MB9AF844NBBGL-GE1 MB9BF304RBPMC-G-JNE2
MB9BF416RPMC-G-JNE2 MB9AF155MABGL-GE1 MB9BF306RBPMC-G-JNE2 MB9BF618TBGL-GE1 ATSAMS70N21A-CN
MK20DX64VFT5 MK50DX128CMC7 MK51DN256CMD10 MK51DX128CMC7 MK53DX256CMD10 MKL25Z32VFT4 LPC1754FBD80
STM32F030K6T6TR ATSAM3N0AA-MU ATSAM3N0CA-CU ATSAM3SD8BA-MU ATSAM4LC2BA-UUR ATSAM4LC4BA-MU
ATSAM4LS2AA-MU ADuC7023BCPZ62I-R7 ATSAM4LS4CA-CFU STR711FR0T6 XMC1302Q040X0200ABXUMA1
STM32L431RCT6 ADUCM3027BCPZ-R7