# Ultra-Low-Power Arm Cortex-M4F with Precision Analog Front-End for Industrial and Medical Sensors

#### **General Description**

The MAX32675 is a highly integrated, mixed-signal, ultralow-power microcontroller for industrial applications and is especially suitable for 4-20mA loop-powered sensors and transmitters. It is based on an ultra-low-power Arm® Cortex®- M4 with Floating Point Unit (FPU) and includes 384KB of flash and 160KB of SRAM. Error correction coding (ECC), capable of single error correction, double error detection (SEC-DED), is implemented over the entire flash, SRAM, and cache to ensure ultra-reliable code execution for demanding applications. An analog front-end (AFE) provides two 12-channel delta-sigma ( $\Delta$ - $\Sigma$ ) ADCs with features and specifications optimized for precision sensor measurement. Each  $\Delta$ - $\Sigma$  ADC can digitize external analog signals as well as system temperature. A PGA with gains of 1x to 128x precedes each ADC. ADC outputs can be optionally converted on the fly from integer to singleprecision floating-point format. A 12-bit DAC is also included. The device also provides robust security features such as an AES Engine, TRNG, and secure boot.

#### **Applications**

- 4-20mA Industrial Sensors and Transmitters
- Industrial Pressure, Temperature, Flow, and Level Sensors/Transmitters
- Medical Pressure, Temperature, and Flow Sensors

#### **Benefits and Features**


- Low-Power, High-Performance for Industrial Applications
  - 100MHz Arm Cortex-M4 with FPU
  - 384KB Internal Flash
  - 160KB SRAM
    - 128kB ECC Enabled
  - 44.1µA/MHz ACTIVE Mode at 0.9V up to 12MHz Coremark<sup>®</sup>
  - 64.5µA/MHz ACTIVE Mode at 1.1V up to 100MHz Coremark
  - 2.84µA Full Memory Retention Current in BACKUP Mode at V<sub>DDIO</sub> = 3.3V
  - · Ultra-Low-Power Analog Peripherals
- Smart Integration Reduces BOM, Cost, and PCB Size
  - Two Δ-Σ ADCs
    - · 12 Channels, Assignable to Either ADC
    - · Flexible Resolution and Sample Rates
      - · 24 Bits at 0.4ksps
      - 16 Bits at 4ksps
  - 12-Bit DAC
  - · On-Die Temperature Sensor
  - · Digital Peripherals
    - SPI (M/S)
    - Up to Two I<sup>2</sup>C
    - Up to Two UARTs
    - Up to 23 GPIOs
  - Timers
    - · Up to Five 32-Bit Timers
    - · Two Windowed Watchdog Timers
  - · 8-Channel Standard DMA Controller
  - One I<sup>2</sup>S Slave for Digital Audio Interface
- · Robust Security and Reliability
  - TRNG Compliant to SP800-90B
  - Secure Nonvolatile Key Storage and AES-128/192/ 256
  - Secure Bootloader to Protect IP/Firmware
  - Wide, -40°C to +105°C Operating Temperature Range

Ordering Information appears at end of data sheet.

Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. CoreMark is a registered trademark of EEMBC. Motorola is a trademark of Motorola Trademark Holdings, LLC.



## **Simplified Block Diagram**



## **TABLE OF CONTENTS**

General Description	
Applications	1
Benefits and Features	1
Simplified Block Diagram	2
Absolute Maximum Ratings	7
Package Information	
Electrical Characteristics	7
Electrical Characteristics—16-/24-Bit Δ-Σ ADC with PGA	17
Electrical Characteristics—12-Bit DAC	26
Electrical Characteristics—Internal Voltage Reference	27
Electrical Characteristics—SPI	
Electrical Characteristics—I <sup>2</sup> C	
Electrical Characteristics—I <sup>2</sup> S	31
Pin Configuration	
68 TQFN	34
Pin Description	34
Functional Diagrams	41
Power Supply Operational Modes	41
Detailed Description	42
Arm Cortex-M4 Processor with FPU Engine	42
Memory	42
Internal Flash Memory	42
Internal SRAM	42
Clocking Scheme	42
General-Purpose I/O and Special Function Pins	43
Power Management	44
Power Management Unit (PMU)	44
ACTIVE Mode	44
SLEEP Mode	44
DEEPSLEEP Mode	44
BACKUP Mode	44
STORAGE Mode	45
Standard DMA Controller	45
Windowed Watchdog Timer (WDT)	45
32-Bit Timer/Counter/PWM (TMR, LPTMR)	46
Serial Peripherals	46
I <sup>2</sup> C Interface (I2C)	46
Serial Perinheral Interface (SPI)	47

# Ultra-Low-Power Arm Cortex-M4F with Precision Analog Front-End for Industrial and Medical Sensors

# TABLE OF CONTENTS (CONTINUED)

•	
I <sup>2</sup> S Interface (I2S)	47
UART	47
16-/24-Bit $\Delta$ - $\Sigma$ Analog-to-Digital Converter with Programmable Gain Amplifier	48
12-Bit Digital-to-Analog Converter	49
Security	49
AES	49
True Random Number Generator (TRNG)	49
CRC Module	49
Bootloader	49
Secure Boot	50
Debug and Development Interface (SWD)	50
Applications Information	51
Bypass Capacitors	51
Bootloader Activation	51
Ordering Information	51
Revision History	52

# Ultra-Low-Power Arm Cortex-M4F with Precision Analog Front-End for Industrial and Medical Sensors

	LI	3	I	L	)	•	ı	I	(	7	•	U	K	1	Ξ	3	)								
١.																									

Figure 1. SPI Master Mode Timing Diagram	
Figure 2. SPI Slave Mode Timing Diagram	32
Figure 3. I <sup>2</sup> C Timing Diagram	32
Figure 4. I <sup>2</sup> S Timing Diagram	33
Figure 5. Power Supply Operation Modes	41
Figure 6. Clocking Scheme Diagram	43

Maxim Integrated | 5 www.maximintegrated.com

# Ultra-Low-Power Arm Cortex-M4F with Precision Analog Front-End for Industrial and Medical Sensors

LIST OF TABLES	
Table 1. BACKUP Mode RAM Retention	45
Table 2. Timer Configuration Options	46
Fable 3. I <sup>2</sup> C Configuration Options	47
Table 4. SPI Configuration Options	47
Fable 5. UART Configuration Options	48

## **Absolute Maximum Ratings**

(All voltages with respect to V <sub>SS</sub> , unle	ess otherwise noted.)
V <sub>CORE</sub>	0.3V to +1.21V
V <sub>DD18</sub>	
AIN[0-11]	
V <sub>DDIO</sub> , V <sub>DDA</sub>	
HFXIN, HFXOUT	
RSTN, GPIO, ADC0_RDY, ADC1_RD	OY0.3V to V <sub>DDIO</sub> + 0.3V
REF1P, REF1N, REF0P, REF0N,	
CAPON, CAPOP, DAC12 OUT	0.3V to V <sub>DDA</sub> + 0.3V
Total Current into All GPIO Combined	l (sink)100mA

V <sub>SS</sub> , V <sub>SSA</sub>	100mA
Output Current (sink) by Any GPIO Pin	25mA
Output Current (source) by Any GPIO Pin	25mA
Continuous Package Power Dissipation	68 TQFN (multilayer
board) $T_A = +70^{\circ}C$ ) (derate	45.21mW/°C above
+70°C)	3616.64mW
Operating Temperature Range	40°C to +105°C
Storage Temperature Range	65°C to +150°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Package Information**

#### **68 TQFN**

Package Code	T6888MK+2						
Outline Number	<u>21-0510</u>						
Land Pattern Number	<u>90-0354</u>						
Thermal Resistance, Four-Layer Board:							
Junction to Ambient (θ <sub>JA</sub> )	22.12°C/W						
Junction to Case (θ <sub>JC</sub> )	0.7°C/W						

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maximintegrated.com/thermal-tutorial">www.maximintegrated.com/thermal-tutorial</a>.

#### **Electrical Characteristics**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +105°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
POWER / BOTH SINGLE	-SUPPLY AND	MULTISUPPLY OPERATION					
Supply Voltage, Digital	V <sub>DDIO</sub>	The V <sub>DDIO</sub> device pin must be connected to the V <sub>DDA</sub> device pin.	2.7	3.3	3.63	V	
	V <sub>DD18</sub>		1.71	1.8	1.98		
Supply Voltage, Core		OVR = [00]	0.855	0.9	0.945		
	V <sub>CORE</sub>	OVR = [01]	0.95	1.0	1.05	V	
		Default OVR = [10]	[10] 1.045		1.155		
Supply Voltage, Analog	V <sub>DDA</sub>	The V <sub>DDIO</sub> device pin must be connected to the V <sub>DDA</sub> device pin.	2.7	3.3	3.63	V	
Dower Feil Beest		Monitors V <sub>DDIO</sub>	1.55		2.4		
Power-Fail Reset Voltage	V <sub>RST</sub>	Monitors V <sub>CORE</sub> during multisupply operation	0.76		0.86	V	
Power On Poset (POP)		Monitors V <sub>DDIO</sub>		1.4			
Power-On-Reset (POR) Voltage	V <sub>POR</sub>	Monitors V <sub>CORE</sub> during multisupply operation		0.6		V	

## **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +105°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	COND	MIN	TYP	MAX	UNITS			
POWER / SINGLE-SUPE	PLY OPERATION	(V <sub>DDIO</sub> ONLY)					1		
V <sub>DDIO</sub> Current ACTIVE Mode		Dynamic, IPO enabled, total current into V <sub>DDIO</sub>	OVR = [10], internal regulator set to 1.1V, fSYS_CLK(MAX) = 100MHz		64.5				
		pin, V <sub>DDIO</sub> = 3.3V, CPU in ACTIVE mode, executing Coremark, ECC disabled, inputs	OVR = [01], internal regulator set to 1.0V, fSYS_CLK(MAX) = 50MHz		62.5				
	IDD_DACTS  IDD_FACTS	tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V, f <sub>SYS</sub> CLK(MAX) = 12MHz		59.5		μΑ/MHz		
		Dynamic, IPO enabled, total current into V <sub>DDIO</sub> pin, V <sub>DDIO</sub> = 3.3V, CPU in ACTIVE mode, executing While(1), ECC disabled, inputs	OVR = [10], internal regulator set to 1.1V, f <sub>SYS</sub> CLK(MAX) = 100MHz		49.4		μενίνιιτε		
			OVR = [01], internal regulator set to 1.0V, fsys_clk(MAX) = 50MHz		47				
		tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V, f <sub>SYS</sub> CLK(MAX) = 12MHz		44.1		-		
		Fixed, IPO enabled, total current into V <sub>DDIO</sub>	OVR = [10], internal regulator set to 1.1V	r					
		pin, V <sub>DDIO</sub> = 3.3V, CPU in ACTIVE mode, 0MHz execution, ECC	OVR = [01], internal regulator set to 1.0V		647		μΑ		
		disabled, inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V		475				

## **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +105°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	COND	ITIONS	MIN TYP	MAX	UNITS	
		Dynamic, IPO enabled, total	OVR = [10], internal regulator set to 1.1V	39.2			
		current into V <sub>DDIO</sub> pin, V <sub>DDIO</sub> = 3.3V, CPU in SLEEP mode, ECC disabled, standard DMA with two	OVR = [01], internal regulator set to 1.0V, f <sub>SYS</sub> CLK(MAX) = 50MHz	37.5			
		channels active, inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V, f <sub>SYS</sub> CLK(MAX) = 12MHz	36.1			
V <sub>DDIO</sub> Current SLEEP Mode	IDD_DSLPS	Dynamic, IPO enabled, total current into V <sub>DDIO</sub>	OVR = [10], internal regulator set to 1.1V, f <sub>SYS</sub> CLK(MAX) = 100MHz	21.1		μA/MHz	
	I <sub>DD_FSLPS</sub>	pin, V <sub>DDIO</sub> = 3.3V, CPU in SLEEP mode, ECC disabled, DMA disabled, inputs	OVR = [01], internal regulator set to 1.0V, fsys_clk(MAX) = 50MHz	19			
		tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V, f <sub>SYS</sub> CLK(MAX) = 12MHz	17.2			
		Fixed, IPO enabled, total current into V <sub>DDIO</sub>	OVR = [10], internal regulator set to 1.1V	796			
		pin, V <sub>DDIO</sub> = 3.3V, CPU in SLEEP mode, ECC disabled, inputs	OVR = [01], internal regulator set to 1.0V	647		μΑ	
		tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	OVR = [00], internal regulator set to 0.9V	475			
V <sub>DDIO</sub> Fixed Current, DEEPSLEEP Mode	I <sub>DD_FDSLS</sub>	Standby state with full data retention and 160KB SRAM retained	V <sub>DDIO</sub> = 3.3V	4.0		μА	
V <sub>DDIO</sub> Fixed Current, BACKUP Mode	I <sub>DD_FBKUS</sub>	V <sub>DDIO</sub> = 3.3V	0KB SRAM retained, retention regulator disabled	0.32		μА	

## **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +105°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS	
V <sub>DDIO</sub> Fixed Current, BACKUP Mode			20KB SRAM retained		1.04			
	la = ==	\/ = 2 2\/	40KB SRAM retained		1.37		1	
	I <sub>DD_</sub> FBKUS	$V_{DDIO} = 3.3V$	80KB SRAM retained		1.90		- μΑ	
			160KB SRAM retained		2.84			
V <sub>DDIO</sub> Fixed Current, STORAGE Mode	I <sub>DD_FSTOS</sub>	V <sub>DDIO</sub> = 3.3V			0.362		μА	
SLEEP Mode Resume Time	t <sub>SLP_ONS</sub>				2.1		μs	
DEEPSLEEP Mode	t	fast_wk_en = 1				us		
Resume Time	t <sub>DSL_ONS</sub>	fast_wk_en = 0			129		us	
BACKUP Mode Resume Time	t <sub>BKU_ONS</sub>	Includes system in execution time	tialization and ROM		1.25		ms	
STORAGE Mode Resume Time	tsto_ons	Includes system in execution time	tialization and ROM		1.5		ms	

## **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +105°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
POWER / MULTISUPPLY	Y OPERATION						
V <sub>CORE</sub> Current, ACTIVE Mode		Dynamic, IPO enabled, total current into V <sub>CORE</sub>	OVR = [10], V <sub>CORE</sub> = 1.1V, f <sub>SYS</sub> CLK(MAX) = 100MHz		63.7		
		executing Coremark, ECC disabled, inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	OVR = [01], V <sub>CORE</sub> = 1.0V, f <sub>SYS</sub> CLK(MAX) = 50MHz		61.9		
	ICORE_DACTD		OVR = [00], V <sub>CORE</sub> = 0.9V, f <sub>SYS</sub> CLK(MAX) = 12MHz		59.4		A /A /A / I =
		Dynamic, IPO enabled, total current into V <sub>CORE</sub> pin, CPU in ACTIVE mode, executing While(1), ECC disabled, inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	OVR = [10], V <sub>CORE</sub> = 1.1V, f <sub>SYS</sub> CLK(MAX) = 100MHz		48.9		- μA/MHz
			OVR = [01], V <sub>CORE</sub> = 1.0V, f <sub>SYS</sub> CLK(MAX) = 50MHz		46.6		
			OVR = [00], V <sub>CORE</sub> = 0.9V, f <sub>SYS</sub> CLK(MAX) = 12MHz		44.5		
		Fixed, IPO enabled, total	OVR = [10], V <sub>CORE</sub> = 1.1V		362		
		current into V <sub>CORE</sub> pin, CPU in	OVR = [01], V <sub>CORE</sub> = 1.0V		217		
	ICORE_FACTD  ACTIVE mode, 0MHz execution, ECC disabled, inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	OVR = [00], V <sub>CORE</sub> = 0.9V		109		μΑ	

## **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +105°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
		Dynamic, IPO enabled, total current into V <sub>DDIO</sub>	OVR = [10], f <sub>SYS_CLK(MAX)</sub> = 100MHz		0.51		
V <sub>DDIO</sub> Current, ACTIVE		mode, executing Coremark, ECC disabled, inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	OVR = [01], f <sub>SYS</sub> CLK(MAX) = 50MHz		0.51		
	<b>L</b>		OVR = [00], f <sub>SYS</sub> CLK(MAX) = 12MHz		0.51		A /N/L-1-
	IDD_DACTD	enabled, total current into V <sub>DDIO</sub> pin, V <sub>DDIO</sub> = 3.3V, CPU in ACTIVE mode, executing While(1), ECC disabled, inputs tied to V <sub>SS</sub> or	OVR = [10], f <sub>SYS_CLK(MAX)</sub> = 100MHz		0.51		- μA/MHz
			OVR = [01], fsys_clk(MAX) = 50MHz		0.51		
			OVR = [00], f <sub>SYS_CLK(MAX)</sub> = 12MHz		0.51		
Mode	enable curren pin, V <sub>I</sub>	Fixed, IPO enabled, total current into V <sub>DDIO</sub> pin, V <sub>DDIO</sub> = 3.3V,	OVR = [10], V <sub>CORE</sub> = 1.1V		367		
			OVR = [01], V <sub>CORE</sub> = 1.0V		367		
IDD_FACTD  ICORE_DSLPD	I <sub>DD_FACTD</sub>	CPU in ACTIVE mode, 0MHz execution, ECC disabled, inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	OVR = [00], V <sub>CORE</sub> = 0.9V		307		μА
	Dynamic, IPO enabled, total current into V <sub>CORE</sub> pin, CPU in SLEEP mode, ECC disabled, standard DMA with two channels active, inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	OVR = [10], V <sub>CORE</sub> = 1.1V, f <sub>SYS</sub> CLK(MAX) = 100MHz		39.2		μΑ/MHz	

## **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +105°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS							
V <sub>CORE</sub> Current, SLEEP Mode		Dynamic, IPO enabled, total current into V <sub>CORE</sub> pin, CPU in SLEEP	OVR = [01], V <sub>CORE</sub> = 1.0V, f <sub>SYS</sub> CLK(MAX) = 50MHz		37.5									
		mode, ECC disabled, standard DMA with two channels active, inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	OVR = [00], V <sub>CORE</sub> = 0.9V, f <sub>SYS</sub> CLK(MAX) = 12MHz		37									
	ICORE_DSLPD	Dynamic, IPO	OVR = [10], V <sub>CORE</sub> = 1.1V, f <sub>SYS</sub> CLK(MAX) = 100MHz		21.1	μ	μA/MHz							
		pin, CPU in SLEEP mode, ECC disabled, DMA disabled, inputs		pin, CPU in SLEEP mode, ECC disabled, DMA	p n		pin, CPU in SLEEP mode, ECC disabled, DMA	pin, CPU in SLEEP mode, ECC disabled, DMA	pin, CPU in SLEEP mode, ECC disabled, DMA	OVR = [01], V <sub>CORE</sub> = 1.0V, f <sub>SYS</sub> CLK(MAX) = 50MHz		19.2		
		tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	OVR = [00], V <sub>CORE</sub> = 0.9V, SYS_CLK(MAX) = 12MHz		17.9									
		Fixed, IPO enabled, total	OVR [10], V <sub>CORE</sub> = 1.1V		362									
	LOODE ESLAD	current into V <sub>CORE</sub> pin, CPU in SLEEP mode, ECC	OVR [01], V <sub>CORE</sub> = 1.0V		217		μA							
	ICORE_FSLPD   mode, ECC   disabled, inputs   tied to V <sub>SS</sub> or   V <sub>DDIO</sub> , outputs   source/sink 0mA	disabled, inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs	OVR [00], V <sub>CORE</sub> = 0.9V		109		μ, ,							

## **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +105°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
VDDIO Current, SLEEP Mode		Dynamic, IPO enabled, total current into V <sub>DD</sub> pin, V <sub>DDIO</sub> = 3.3V, CPU in SLEEP mode, ECC disabled, standard DMA with two channels active, inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	OVR = [10], V <sub>CORE</sub> = 1.1V, f <sub>SYS</sub> CLK(MAX) = 100MHz		0.001		
	IDD_DSLPD	Dynamic, IPO enabled, total current into V <sub>DDIO</sub> pin, V <sub>DDIO</sub> = 3.3V,	OVR = [01], V <sub>CORE</sub> = 1.0V, f <sub>SYS</sub> CLK(MAX) = 50MHz		0.001		- μA/MHz
		CPU in SLEEP mode, ECC disabled, standard DMA with two channels active, inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	OVR = [00], V <sub>CORE</sub> = 0.9V, f <sub>SYS</sub> CLK(MAX) = 12MHz		0.001		
		Fixed, IPO enabled, total	OVR = [10], V <sub>CORE</sub> = 1.1V		367		
		current into V <sub>DDIO</sub> pin, V <sub>DDIO</sub> = 3.3V, CPU in SLEEP	OVR = [01], V <sub>CORE</sub> = 1.0V		367		
ַםם ַ	IDD_FSLPD	LPD CPU in SLEEP mode, ECC disabled, inputs tied to V <sub>SS</sub> or V <sub>DDIO</sub> , outputs source/sink 0mA	OVR = [00], V <sub>CORE</sub> = 0.9V		307		μΑ
V <sub>CORE</sub> Fixed Current,	I <sub>CORE_FDSLP</sub>	$V_{DDIO}$ = 3.3V, $V_{COF}$	RE = 1.1V		10		μΑ
DEEPSLEEP Mode	D	$V_{DDIO}$ = 3.3V, $V_{COF}$			3.8		μΛ
V <sub>DD</sub> Fixed Current,	I <sub>DD_FDSLPD</sub>	$V_{DDIO}$ = 3.3V, $V_{COF}$			0.34		μΑ
DEEPSLEEP Mode	55_1 5051 5	$V_{DDIO}$ = 3.3V, $V_{COF}$	<sub>RE</sub> = 0.855V		0.34		

## **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +105°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS	
		0KB SRAM	V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 1.1V		0.225			
		retained, retention regulator disabled	V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 0.855V		0.13			
		20KB SRAM	V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 1.1V		1.256			
		retained	V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 0.855V		0.507			
V <sub>CORE</sub> Fixed Current,		t,	40KB SRAM	$V_{DDIO} = 3.3V$ , $V_{CORE} = 1.1V$		2.243		^
BACKUP Mode	CORE_FBKUD	retained	$V_{DDIO} = 3.3V$ , $V_{CORE} = 0.855V$		0.877		μΑ	
		80KB SRAM	$V_{DDIO} = 3.3V$ , $V_{CORE} = 1.1V$		3.97			
		retained	$V_{DDIO} = 3.3V$ , $V_{CORE} = 0.855V$		1.49			
		160KB SRAM	V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 1.1V		7.22			
		retained	V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 0.855V		2.61			
		0KB SRAM	V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 1.1V		0.34			
		retained, retention regulator disabled	V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 0.855V		0.34			
		20KB SRAM retained	V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 1.1V		0.32			
			$V_{DDIO} = 3.3V$ , $V_{CORE} = 0.855V$		0.32			
V <sub>DDIO</sub> Fixed Current,		40KB SRAM	V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 1.1V		0.32			
BACKUP Mode	IDD_FBKUD	retained	V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 0.855V		0.108		μA	
		80KB SRAM	$V_{DDIO} = 3.3V$ , $V_{CORE} = 1.1V$		0.32			
		retained	$V_{DDIO} = 3.3V$ , $V_{CORE} = 0.855V$		0.32			
		160KB SRAM	V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 1.1V		0.32			
		retained	V <sub>DDIO</sub> = 3.3V, V <sub>CORE</sub> = 0.855V		0.32			
V <sub>CORE</sub> Fixed Current,	loops	$V_{DDIO}$ = 3.3V, $V_{COF}$	RE = 1.1V		0.226			
STORAGE Mode	ICORE_FSTOD	V <sub>DDIO</sub> = 3.3V, V <sub>COF</sub>	RE = 0.855V		0.112		μA	
V <sub>DDIO</sub> Fixed Current,	lon sores	V <sub>DDIO</sub> = 3.3V; V <sub>COF</sub>	RE = 1.1V		0.335		μΑ	
STORAGE Mode	IDD_FSTOD	$V_{DDIO}$ = 3.3V; $V_{COF}$	RE = 0.855V		0.335		μΛ	

## **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +105°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SLEEP Mode Resume Time	t <sub>SLP_OND</sub>			2.1		μs
DEEPSLEEP Mode	<b>4</b>	fast_wk_en = 1		81		
Resume Time	t <sub>DSL_OND</sub>	fast_wk_en = 0		129		μs
BACKUP Mode Resume Time	t <sub>BKU_OND</sub>	Includes system initialization and ROM execution time		1.25		ms
STORAGE Mode Resume Time	tsto_ond	Includes system initialization and ROM execution time		1.5		ms
GENERAL-PURPOSE I/O	)					•
Input Low Voltage for All GPIO, RSTN	V <sub>IL_GPIO</sub>	Pin configured as GPIO			0.3 × V <sub>DDIO</sub>	V
Input High Voltage for All GPIO, RSTN	V <sub>IH_GPIO</sub>	Pin configured as GPIO	0.7 × V <sub>DDIO</sub>			V
Output Low Voltage for		V <sub>DDIO</sub> = 2.7V, I <sub>OL</sub> = 1mA, DS[1:0] = 00		0.2	0.4	
All GPIO Except P0.6,	V	V <sub>DDIO</sub> = 2.7V, I <sub>OL</sub> = 2mA, DS[1:0] = 10		0.2	0.4	
P0.7, P0.13, P0.18,	V <sub>OL_GPIO</sub>	V <sub>DDIO</sub> = 2.7V, I <sub>OL</sub> = 4mA, DS[1:0] = 01		0.2	0.4	V
P0.19		V <sub>DDIO</sub> = 2.7V, I <sub>OL</sub> = 6mA, DS[1:0] = 11		0.2	0.4	
Output Low Voltage for		V <sub>DDIO</sub> = 2.7V, I <sub>OL</sub> = 2mA, DS = 0		0.2	0.4	
GPIO P0.6, P0.7, P0.13, P0.18, P0.19	V <sub>OL_I2C</sub>	V <sub>DDIO</sub> = 2.7V, I <sub>OL</sub> = 10mA, DS = 1		0.2	0.4	V
		V <sub>DDIO</sub> = 2.7V, I <sub>OH</sub> = -1mA, DS[1:0] = 00	V <sub>DDIO</sub> - 0.4			
Output High Voltage for All GPIO Except P0.6,	V <sub>OH_GPIO</sub>	V <sub>DDIO</sub> = 2.7V, I <sub>OH</sub> = -2mA, DS[1:0] = 10	V <sub>DDIO</sub> - 0.4			V
P0.7, P0.13, P0.18, P0.19		V <sub>DDIO</sub> = 2.7V, I <sub>OH</sub> = -4mA, DS[1:0] = 01	V <sub>DDIO</sub> - 0.4			V
		V <sub>DDIO</sub> = 2.7V, I <sub>OH</sub> = -6mA, DS[1:0] = 11	V <sub>DDIO</sub> - 0.4			
Output High Voltage for GPIO P0.6, P0.7, P0.13,	V <sub>OH_I2C</sub>	V <sub>DDIO</sub> = 2.7V, I <sub>OH</sub> = -2mA, DS = 0	V <sub>DDIO</sub> - 0.4			V
P0.18, and P0.19	VOH_I2C	V <sub>DDIO</sub> = 2.7V, I <sub>OH</sub> = -10mA, DS = 1	V <sub>DDIO</sub> - 0.4			V
Combined I <sub>OL</sub> , All GPIO	I <sub>OL_TOTAL</sub>				100	mA
Combined I <sub>OH</sub> , All GPIO	I <sub>OH_</sub> TOTAL		-100			mA
Input Hysteresis (Schmitt)	V <sub>IHYS</sub>			300		mV
Input/Output Pin Capacitance for All Pins	C <sub>IO</sub>			4		pF
Input Leakage Current Low	I <sub>IL</sub>	V <sub>IN</sub> = 0V, internal pullup disabled	-500		+500	nA
Input Leakage Current High	I <sub>IH</sub>	V <sub>IN</sub> = 3.6V, internal pulldown disabled	-500		+500	nA

#### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A = +25^{\circ}$ C and  $T_A = +105^{\circ}$ C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested. Specifications to the minimum operating temperature are guaranteed by design and are not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Pullup Resistor to	В	Pullup to V <sub>DDIO</sub> = V <sub>RST</sub> , RSTN at V <sub>IH</sub>		18.7		kΩ
RSTN	$R_{PU\_VDD}$	Pullup to V <sub>DDIO</sub> = 3.63V, RSTN at V <sub>IH</sub>		10.0		
Input Pullup Resistor for	D	Device pin configured as GPIO, pullup to $V_{DDIO} = V_{RST}$ , device pin at $V_{IH}$		18.7		kΩ
All GPIO	R <sub>PU</sub>	Device pin configured as GPIO, pullup to $V_{DDIO}$ = 3.63V, device pin at $V_{IH}$		10.0		_ K12
Input Pulldown Resistor	Pag	Device pin configured as GPIO, pulldown to $V_{SS}$ , $V_{DDIO}$ = $V_{RST}$ , device pin at $V_{IL}$		17.6		kΩ
for All GPIO	R <sub>PD</sub>	Device pin configured as GPIO, pulldown to $V_{SS}$ , $V_{DDIO}$ = 3.63V, device pin at $V_{IL}$		8.8		K\$2
CLOCKS						
System Clock Frequency	fsys_clk				100	MHz
System Clock Period	tsys_clk			1/f <sub>SYS_C</sub> LK		μs
Internal Primary Oscillator (IPO)	f <sub>IPO</sub>	Default OVR = [10]		100		MHz
External RF Oscillator (ERFO)	fERFO	Required crystal characteristics: $C_L$ = 12pF, ESR $\leq$ 50 $\Omega$ , $C_0 \leq$ 7pF, temperature stability $\pm$ 20ppm, initial tolerance $\pm$ 20ppm	16		32	MHz
Internal Baud Rate Oscillator (IBRO)	f <sub>IBRO</sub>			7.3728		MHz
Internal NanoRing Oscillator (INRO)	f <sub>INRO</sub>	Measured at V <sub>DDIO</sub> = 2.7V		70		kHz
External Clock	fEXT_CLK	External clock selected (P0.10)			25	MHz
FLASH MEMORY						
Flash Erase Time	t <sub>M_ERASE</sub>	Mass erase		30		
I Idoli Eldot IIIIt	tp_ERASE	Page erase		30		ms
Flash Programming Time Per Word	t <sub>PROG</sub>	32-bit programming mode, f <sub>FLC_CLK</sub> = 1MHz		42		μs
Flash Endurance			10			kcycles
Data Retention	t <sub>RET</sub>	T <sub>A</sub> = +125°C	10			years

#### Electrical Characteristics—16-/24-Bit Δ-Σ ADC with PGA

 $(V_{DDA} = +3.3V, REFP - REFN = V_{DDA}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. } T_A = +25^{\circ}\text{C} \text{ for typical specifications, unless otherwise noted. Limits are 100% production tested at } T_A = +25^{\circ}\text{C}. \text{ Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ANALOG INPUTS						
Full-Scale Input Voltage	FS			±V <sub>REF</sub> / Gain		

#### Electrical Characteristics—16-/24-Bit $\Delta$ - $\Sigma$ ADC with PGA (continued)

 $(V_{DDA} = +3.3V, REFP - REFN = V_{DDA}, T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $T_A = +25^{\circ}C$  for typical specifications, unless otherwise noted. Limits are 100% production tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Absolute Input Voltage		Buffers disabled	V <sub>SSA</sub> - 30mV		V <sub>DDA</sub> + 30mV	V	
Innut Voltage Dange		Unipolar	0		$V_{REF}$	V	
Input Voltage Range		Bipolar	-V <sub>REF</sub>		$V_{REF}$	V	
		AIN buffers/PGA disabled	V <sub>SSA</sub>		$V_{DDA}$		
		Buffers enabled	V <sub>SSA</sub> + 0.1		V <sub>DDA</sub> - 0.1		
Common-Mode Voltage Range	$V_{CM}$	PGA gain = 1 to 16	V <sub>SSA</sub> + 0.1 + (V <sub>IN</sub> )(Ga in)/2		V <sub>DDA</sub> - 0.1 - (V <sub>IN</sub> )(Ga in)/2	V	
		PGA gain = 32 to 128	V <sub>SSA</sub> + 0.2 + (V <sub>IN</sub> )(Ga in)/2		V <sub>DDA</sub> - 0.2 - (V <sub>IN</sub> )(Ga in)/2		
		Buffer disabled		±1		μA/V	
Differential Input Current		Buffer enabled		0 to 50		nA	
		PGA enabled		±1			
		Buffer disabled		±1		μΑ/V	
Absolute Input Current		Buffer enabled		20 to 80		A	
		PGA enabled, -40°C to +105°C	-2		2	nA	
Input Capacitance		Bypass mode		10		pF	
SYSTEM PERFORMANCE	<u> </u>						
Resolution				24		bits	

#### Electrical Characteristics—16-/24-Bit $\Delta$ - $\Sigma$ ADC with PGA (continued)

 $(V_{DDA} = +3.3V, REFP - REFN = V_{DDA}, T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $T_A = +25^{\circ}C$  for typical specifications, unless otherwise noted. Limits are 100% production tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		50hZ/60Hz FIR filter, single-cycle conversions		1, 2, 4, 8, 16		
		50Hz FIR filter, single-cycle conversions		1.3, 2.5, 5, 10, 20, 35.6		
Data Rate		60Hz FIR filter, single-cycle conversions		1.3, 2.5, 5, 10, 20, 36.5		
		SINC4 filter, single-cycle conversions		1, 2.5, 5, 10, 15, 30, 60, 120, 240, 480, 960, 1920		
		SINC4 filter, continuous conversions		4, 10, 20, 40, 60, 120, 240, 480, 960, 1920, 3840, 7680		sps
		SINC4 filter, duty cycle conversions		0.25, 0.0625, 1.25, 2.5, 3.75, 7.7, 15, 30, 60, 120, 240, 480		
Data Rate Tolerance		Determined by internal clock accuracy	-6		6	%
Integral Nonlinearity		Differential input, reference buffer enabled, PGA = 1, tested at 16sps, measured at +25°C, V <sub>DDA</sub> = 3.3V	-12	+2	+12	
Integral Nonlinearity (Note 2)	INL	Differential input, PGA = 2 - 16		6		ppmFS
		Differential input, PGA = 32 - 64	11			
		Differential input, PGA = 128		15		
Offset Error		Referred to modulator input. After self and system calibration; V <sub>REFP</sub> - V <sub>REFN</sub> = 2.5V, tested at 16sps, V <sub>DDA</sub> = 3.3V	-25	±0.5	+25	μV
Offset Error Drift				±50		nV/°C

#### Electrical Characteristics—16-/24-Bit Δ-Σ ADC with PGA (continued)

 $(V_{DDA} = +3.3V, REFP - REFN = V_{DDA}, T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $T_A = +25^{\circ}C$  for typical specifications, unless otherwise noted. Limits are 100% production tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

-0.012	, 2, 4, 3, 16, 2, 64, 128 2, 4 ±0.3 +0.012	- %
-0.012	±0.3 +0.012	
-0.012	+0.012	
A - 129	32	
۸ – ۱۵۹		ppmFS/ °C
4 - 120	208	nV <sub>RMS</sub>
A = 1	17.3	bits
1%, 16sps	88	
	88	
	49	- AD
	55.6	- dB
os single-	88	
s single-	91	
	91	
5.6sps	49.4	
5.6sps	55.6	dB
os single-	92.4	
os single-	92.6	
	100	dB
nabled 104		
	94	dB
		•
V <sub>SSA</sub> - 30m	V <sub>DDA</sub> + 30m	V
V <sub>SSA</sub> +	V <sub>DDA</sub> -	v
	1%, 16sps  1%, 16sps  5.6sps  5.6sps  bs single- r 60Hz ±1%, n  5.6sps  5.6sps  bs single- vs singl	1%, 16sps 88  1%, 16sps 88  5.6sps 49  5.6sps 55.6  bs single- 88  s single- 91  r 60Hz ±1%, 91  5.6sps 55.6  bs single- 92.4  bs single- 92.6  The property of the property o

#### Electrical Characteristics—16-/24-Bit $\Delta$ - $\Sigma$ ADC with PGA (continued)

 $(V_{DDA} = +3.3V, REFP - REFN = V_{DDA}, T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $T_A = +25^{\circ}C$  for typical specifications, unless otherwise noted. Limits are 100% production tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Reference Voltage Input		V <sub>REF</sub> = V <sub>REFP</sub> - V <sub>REFN</sub>	0.75	2.5	$V_{DDA}$	V	
Reference Input Current		Reference buffer disabled		2.1		μA/V	
Reference input Current		Reference buffer enabled	-200	61	+200	nA	
Reference Input Capacitance		Reference buffers disabled		15		pF	
MATCHED CURRENT SO	URCES						
Matched Current Source Outputs				10, 50, 75, 100, 125, 150, 175, 200, 225, 250, 300, 400, 600, 800, 1200, 1600		μА	
Current Source Output Voltage Compliance		IDAC ≤ 250µA	0		V <sub>DDA</sub> - 0.7	V	
		IDAC = 1.6mA	0		V <sub>DDA</sub> - 1.2		
Initial Tolerance		$T_A = +25$ °C, GBD	-5	±1	+5	%	
Current Matching		Between IDACs		±0.1		%	
Temperature Drift Matching		Between IDACs		10		ppm/C	
Current Source Output Noise	I <sub>N</sub>	Output current = 250µA; SINC4 filter, 60sps continuous; noise is referred to input		0.47		pA rms	
V <sub>BIAS</sub> OUTPUTS							
V <sub>BIAS</sub> Voltage				V <sub>DDA</sub> /2		V	
V <sub>BIAS</sub> Voltage Output Impedance				125k (active), 20k (passive) , 125k (passive)		Ω	
SYSTEM TIMING			·				
Power-On Wake-Up Time		From V <sub>DDA</sub> > V <sub>POR</sub>		240		μs	
		C <sub>FILTER</sub> = 0		0.25		1	
PGA Power-Up Time		C <sub>FILTER</sub> = 20nF		2		ms	
		C <sub>FILTER</sub> = 100nF		10		1	

## Electrical Characteristics—16-/24-Bit $\Delta$ - $\Sigma$ ADC with PGA (continued)

 $(V_{DDA} = +3.3V, REFP - REFN = V_{DDA}, T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $T_A = +25^{\circ}C$  for typical specifications, unless otherwise noted. Limits are 100% production tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		After changing gain settings to Gain = 1, C <sub>FILTER</sub> = 0		0.25		
PGA Settling Time		After changing gain settings to Gain = 1, C <sub>FILTER</sub> = 100nF		10		ms
		After changing gain settings to Gain = 128, C <sub>FILTER</sub> = 0	2			
Input Multiplexer Power- Up Time		Settled to 21 bits with 10pF load		2		μs
Input Multiplexer Channel-to-Channel Settling Time		Settled to 21 bits with 2kΩ external source resistor		2		μs
		Active generator; settled within 1% of final value; C <sub>LOAD</sub> = 1µF		10		
V <sub>BIAS</sub> Power-Up Time		125K passive generator; settled within 1% of final value; C <sub>LOAD</sub> = 1µF		575		ms
		20K passive generator; settled within 1% of final value; C <sub>LOAD</sub> = 1μF		90		
		Active generator; settled within 1% of final value; C <sub>LOAD</sub> = 1µF		10		
V <sub>BIAS</sub> Settling Time		125K passive generator; settled within 1% of final value; C <sub>LOAD</sub> = 1µF		605		ms
		20K passive generator; settled within 1% of final value; C <sub>LOAD</sub> = 1μF		100		
Matched Current Source Startup Time				110		μs
Matched Current Source Settling Time				12.5		μs

## Electrical Characteristics—16-/24-Bit $\Delta$ - $\Sigma$ ADC with PGA (continued)

 $(V_{DDA} = +3.3V, REFP - REFN = V_{DDA}, T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $T_A = +25^{\circ}C$  for typical specifications, unless otherwise noted. Limits are 100% production tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
POWER SPECIFICATION	ONS						•
			Standby mode, V <sub>DDA</sub> = V <sub>REF</sub> = V <sub>IN</sub> = 3.3V		92		
			Bypass mode, IDAC, V <sub>BIAS</sub> sources off, V <sub>DDA</sub> = V <sub>REF</sub> = V <sub>IN</sub> = 3.3V, SINC4 filter, continuous conversions at 60sps		166		
V <sub>DDA</sub> Current		ADC0 only    Solution   Solution	Buffered mode, IDAC, V <sub>BIAS</sub> sources off, V <sub>DDA</sub> = V <sub>REF</sub> = V <sub>IN</sub> = 3.3V, SINC4 filter, continuous conversions at 60sps		193		
			PGA enabled, IDAC, V <sub>BIAS</sub> sources off, V <sub>DDA</sub> = V <sub>REF</sub> = V <sub>IN</sub> = 3.3V, SINC4 filter, continuous conversions at 60sps		292		μА
			Bypass mode, IDAC, V <sub>BIAS</sub> sources off, V <sub>DDA</sub> = V <sub>REF</sub> = V <sub>IN</sub> = 3.3V, SINC4 filter, continuous conversions at 60sps		167		
	be in Standby mode	Buffered mode, IDAC, V <sub>BIAS</sub> sources off, V <sub>DDA</sub> = V <sub>REF</sub> = V <sub>IN</sub> = 3.3V, SINC4 filter, continuous conversions at 60sps		193			

# Ultra-Low-Power Arm Cortex-M4F with Precision Analog Front-End for Industrial and Medical Sensors

#### Electrical Characteristics—16-/24-Bit Δ-Σ ADC with PGA (continued)

 $(V_{DDA} = +3.3V, REFP - REFN = V_{DDA}, T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $T_A = +25^{\circ}C$  for typical specifications, unless otherwise noted. Limits are 100% production tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		PGA enabled, IDAC, V <sub>BIAS</sub> sources off, V <sub>DDA</sub> = V <sub>REF</sub> = V <sub>IN</sub> = 3.3V, SINC4 filter, continuous conversions at 60sps		292		

#### Electrical Characteristics—16-/24-Bit $\Delta$ - $\Sigma$ ADC with PGA (continued)

 $(V_{DDA} = +3.3V, REFP - REFN = V_{DDA}, T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $T_A = +25^{\circ}C$  for typical specifications, unless otherwise noted. Limits are 100% production tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	COND	ITIONS	MIN T	YP MAX	UNITS
		IE   Si   =   3   Ci   Ci   Ci   Ci   Ci   Ci   Ci	Bypass mode, IDAC, V <sub>BIAS</sub> sources off, V <sub>DDA</sub> = V <sub>REF</sub> = V <sub>IN</sub> = 3.3V, SINC4 filter, continuous conversions at 15sps	7	74	
V <sub>DDA</sub> Duty Cycle Power		ADC0 only	Buffered mode, IDAC, V <sub>BIAS</sub> sources off, V <sub>DDA</sub> = V <sub>REF</sub> = V <sub>IN</sub> = 3.3V, SINC4 filter, continuous conversions at 15sps	8	39	
		IE   SC   =   3.   CC   CC   15	PGA enabled, IDAC, V <sub>BIAS</sub> sources off, V <sub>DDA</sub> = V <sub>REF</sub> = V <sub>IN</sub> = 3.3V, SINC4 filter, continuous conversions at 15sps	1	96	μA
Mode	Mode	ADC1. ADC0 must be enabled in Standby mode	Bypass mode, IDAC, V <sub>BIAS</sub> sources off, V <sub>DDA</sub> = V <sub>REF</sub> = V <sub>IN</sub> = 3.3V, SINC4 filter, continuous conversions at 15sps	7	74	μα
			Buffered mode, IDAC, V <sub>BIAS</sub> sources off, V <sub>DDA</sub> = V <sub>REF</sub> = V <sub>IN</sub> = 3.3V, SINC4 filter, continuous conversions at 15sps	8	39	
			PGA enabled, IDAC, V <sub>BIAS</sub> sources off, V <sub>DDA</sub> = V <sub>REF</sub> = V <sub>IN</sub> = 3.3V, SINC4 filter, continuous conversions at 15sps	1	96	

#### Electrical Characteristics—16-/24-Bit $\Delta$ - $\Sigma$ ADC with PGA (continued)

 $(V_{DDA} = +3.3V, REFP - REFN = V_{DDA}, T_A = T_{MIN}$  to  $T_{MAX}$  unless otherwise noted.  $T_A = +25^{\circ}C$  for typical specifications, unless otherwise noted. Limits are 100% production tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LDO						
V <sub>DD18</sub> Output Capacitance			100			nF
V <sub>DD18</sub> Output Voltage		V <sub>DD18</sub> configured as an output	1.71	1.8	1.98	V

#### **Electrical Characteristics—12-Bit DAC**

 $(V_{DDA}=3.3V,\,R_L=10k\Omega$  and  $C_L=100pF,\,T_A=T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $T_A=+25^{\circ}C$  for typical specifications, unless otherwise noted.  $V_{REF}=1.5V$ . Limits are 100% production tested at  $T_A=+25^{\circ}C$ . Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Resolution	DAC <sub>R</sub>		12			bits
Differential Nonlinearity	DNL	Power mode = 2 or 3, noise filter enabled GBD		±1		LSB
Integral Nonlinearity	INL	Power mode = 2 or 3, noise filter enabled GBD		±1		LSB
Offset Error	EO	Measure at V <sub>DDA</sub> = 3.3V		4		mV
Output Voltage Range	V <sub>O</sub>	DAC12_OUT device pin; min code to max code, GBD	V <sub>SSA</sub> + E <sub>O</sub>		V <sub>DDA</sub> - 0.5	V
		Power mode = 3		6.1		
Output Impodence		Power mode = 2		8.9		kΩ
Output Impedance		Power mode = 1		16.3		K12
		Power mode = 0		97.7		
Voltage Output Settling	4	Noise filter enabled, code 400h to C00h, rising or falling, to ±0.5 LSB		4		ma
Time	tsfs	Noise filter disabled, code 400h to C00h, rising or falling, to ±0.5 LSB		0.03		ms
Glitch Energy		Power mode = 0, 1, or 2	12		\/ \/ no	
		Power mode = 3, code 000h to A50h		12		V x ns

#### **Electrical Characteristics—12-Bit DAC (continued)**

 $(V_{DDA}=3.3V,\,R_{L}=10k\Omega$  and  $C_{L}=100pF,\,T_{A}=T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $T_{A}=+25^{\circ}C$  for typical specifications, unless otherwise noted.  $V_{REF}=1.5V$ . Limits are 100% production tested at  $T_{A}=+25^{\circ}C$ . Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONE	DITIONS	MIN	TYP	MAX	UNITS
			Power mode = 3		680		
		Static,	Power mode = 2		570		
		V <sub>REF</sub> = 2.5V	Power mode = 1		458		
Antice Comment			Power mode = 0		347		
		Static, V <sub>REF</sub> = 2.0V	Power mode = 3		601		1
	I <sub>DAC12</sub>		Power mode = 2		509		- - - μΑ
			Power mode = 1		418		
			Power mode = 0		327		
Active Current		Static, V <sub>REF</sub> = 1.5V	Power mode = 3		497		
			Power mode = 2		431		
			Power mode = 1		364		1
			Power mode = 0		297		-
			Power mode = 3		407		]
		Static,	Power mode = 2		361		
		V <sub>REF</sub> = 1.0V	Power mode = 1		304		
			Power mode = 0		284		
Power-On Time		Excluding reference			10		μs

## **Electrical Characteristics—Internal Voltage Reference**

 $(V_{DDA} = 3.3V, T_A = T_{MIN})$  to  $T_{MAX}$  unless otherwise noted. Internal reference mode,  $4.7\mu$ F at INT\_REF;  $V_{REF} = 1.5V$ .  $T_A = +25^{\circ}$ C for typical specifications, unless otherwise noted. Limits are 100% production tested at  $T_A = +25^{\circ}$ C. Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	COND	DITIONS	MIN	TYP	MAX	UNITS
			INT_REF 1.024V		1.024		
Output Voltage at		T <sub>A</sub> = +25°C	INT_REF 1.50V		1.500		
INT_REF	V <sub>INT_REF</sub>	1A - +25 C	INT_REF 2.048V		2.048		_ v
			INT_REF 2.50V		2.500		
Internal Reference Temperature Coefficient	T <sub>CREF</sub>	$T_A = -40^{\circ}\text{C to } +105$			±50	ppm/°C	
Turn-On Time	t <sub>ON</sub>	GBD		0.1 + INT_VR F x 1.8)	10	ms	
Leakage Current with INT_REF Output Disabled	I <sub>INT_REF</sub>	GBD		15	50	nA	
INT_REF Line Regulation					±50		μV/V
INT_REF Load Regulation	INT_Load	I <sub>SOURCE</sub> = 0 to 500	μΑ, Τ <sub>Α</sub> = +25°C		10		μV/μΑ

#### **Electrical Characteristics—Internal Voltage Reference (continued)**

 $(V_{DDA}=3.3V,\,T_A=T_{MIN}\,to\,T_{MAX}\,unless\,otherwise\,noted.\,$  Internal reference mode, 4.7µF at INT\_REF;  $V_{REF}=1.5V.\,T_A=+25^{\circ}C$  for typical specifications, unless otherwise noted. Limits are 100% production tested at  $T_A=+25^{\circ}C.\,$  Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Reference Supply Current		Buffer enabled		270		μА

#### **Electrical Characteristics—SPI**

(Timing specifications are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
MASTER MODE			·			
SPI Master Operating Frequency	fMCK	f <sub>SYS_CLK</sub> = 100MHz, f <sub>MCK(MAX)</sub> = f <sub>SYS_CLK</sub> /2			50	MHz
SPI Master SCK Period	t <sub>MCK</sub>			1/f <sub>MCK</sub>		ns
SCK Output Pulse- Width High/Low	t <sub>MCH</sub> , t <sub>MCL</sub>		t <sub>MCK</sub> /2			ns
MOSI Output Hold Time After SCK Sample Edge	<sup>t</sup> MOH		t <sub>MCK</sub> /2			ns
MOSI Output Valid to Sample Edge	t <sub>MOV</sub>		t <sub>MCK</sub> /2			ns
MOSI Output Hold Time After SCK Low Idle	t <sub>MLH</sub>			t <sub>MCK</sub> /2		ns
MISO Input Valid to SCK Sample Edge Setup	t <sub>MIS</sub>			5		ns
MISO Input to SCK Sample Edge Hold	t <sub>MIH</sub>			t <sub>MCK</sub> /2		ns
SLAVE MODE						
SPI Slave Operating Frequency	f <sub>SCK</sub>				50	MHz
SPI Slave SCK Period	t <sub>SCK</sub>			1/f <sub>SCK</sub>		ns
SCK Input Pulse-Width High/Low	t <sub>SCH</sub> , t <sub>SCL</sub>			t <sub>SCK</sub> /2		
SSx Active to First Shift Edge	t <sub>SSE</sub>			10		ns
MOSI Input to SCK Sample Edge Rise/Fall Setup	t <sub>SIS</sub>			5		ns
MOSI Input from SCK Sample Edge Transition Hold	t <sub>SIH</sub>			1		ns
MISO Output Valid After SCLK Shift Edge Transition	tsov			5		ns
SCK Inactive to SSx Inactive	t <sub>SSD</sub>			10		ns
SSx Inactive Time	tssh			1/f <sub>SCK</sub>		μs

## **Electrical Characteristics—SPI (continued)**

(Timing specifications are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
MISO Hold Time After SSx Deassertion	tslh			10		ns

## Electrical Characteristics—I<sup>2</sup>C

(Timing specifications are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STANDARD MODE						•
Output Fall Time	t <sub>OF</sub>	Standard mode, from V <sub>IH(MIN)</sub> to V <sub>IL(MAX)</sub>		150		ns
SCL Clock Frequency	f <sub>SCL</sub>		0		100	kHz
Low Period SCL Clock	t <sub>LOW</sub>		4.7			μs
High Time SCL Clock	tHIGH		4.0			μs
Setup Time for Repeated Start Condition	t <sub>SU;STA</sub>		4.7			μs
Hold Time for Repeated Start Condition	t <sub>HD;STA</sub>		4.0			μs
Data Setup Time	tsu;dat			300		ns
Data Hold Time	t <sub>HD;DAT</sub>			10		ns
Rise Time for SDA and SCL	t <sub>R</sub>			800		ns
Fall Time for SDA and SCL	t <sub>F</sub>			200		ns
Setup Time for a Stop Condition	tsu;sто		4.0			μs
Bus Free Time Between a Stop and Start Condition	t <sub>BUS</sub>		4.7			μs
Data Valid Time	t <sub>VD;DAT</sub>		3.45			μs
Data Valid Acknowledge Time	t <sub>VD;ACK</sub>		3.45			μs
FAST MODE						
Output Fall Time	t <sub>OF</sub>	From V <sub>IH(MIN)</sub> to V <sub>IL(MAX)</sub>		150		ns
Pulse Width Suppressed by Input Filter	t <sub>SP</sub>			75		ns
SCL Clock Frequency	f <sub>SCL</sub>		0		400	kHz
Low Period SCL Clock	t <sub>LOW</sub>		1.3			μs
High Time SCL Clock	<sup>t</sup> HIGH		0.6			μs
Setup Time for Repeated Start Condition	t <sub>SU;STA</sub>		0.6			μs
Hold Time for Repeated Start Condition	t <sub>HD;STA</sub>		0.6			μs

# Electrical Characteristics—I<sup>2</sup>C (continued)

(Timing specifications are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Data Setup Time	t <sub>SU;DAT</sub>			125		ns
Data Hold Time	t <sub>HD;DAT</sub>			10		ns
Rise Time for SDA and SCL	t <sub>R</sub>			30		ns
Fall Time for SDA and SCL	t <sub>F</sub>			30		ns
Setup Time for a Stop Condition	tsu;sto		0.6			μs
Bus Free Time Between a Stop and Start Condition	t <sub>BUS</sub>		1.3			μs
Data Valid Time	t <sub>VD;DAT</sub>		0.9			μs
Data Valid Acknowledge Time	t <sub>VD;ACK</sub>		0.9			μs
FAST MODE PLUS						
Output Fall Time	t <sub>OF</sub>	From V <sub>IH(MIN)</sub> to V <sub>IL(MAX)</sub>		80		ns
Pulse Width Suppressed by Input Filter	t <sub>SP</sub>			75		ns
SCL Clock Frequency	f <sub>SCL</sub>		0		1000	kHz
Low Period SCL Clock	$t_{LOW}$		0.5			μs
High Time SCL Clock	t <sub>HIGH</sub>		0.26			μs
Setup Time for Repeated Start Condition	t <sub>SU;STA</sub>		0.26			μs
Hold Time for Repeated Start Condition	t <sub>HD;STA</sub>		0.26			μs
Data Setup Time	t <sub>SU;DAT</sub>			50		ns
Data Hold Time	t <sub>HD;DAT</sub>			10		ns
Rise Time for SDA and SCL	t <sub>R</sub>			50		ns
Fall Time for SDA and SCL	t <sub>F</sub>			30		ns
Setup Time for a Stop Condition	tsu;sto		0.26			μs
Bus Free Time Between a Stop and Start Condition	t <sub>BUS</sub>		0.5			μs
Data Valid Time	t <sub>VD;DAT</sub>		0.45			μs
Data Valid Acknowledge Time	t <sub>VD;ACK</sub>		0.45			μs

## Electrical Characteristics—I<sup>2</sup>S

(Timing specifications are guaranteed by design and not production tested.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Bit Clock Frequency	f <sub>BCLKS</sub>				25	MHz
Bit Clock Period	t <sub>BCLKS</sub>	CLKS 1/f <sub>BCLKS</sub>				
BCLK High Time	twbclkhs	CLKHS 0.5				1/f <sub>BCLKS</sub>
BCLK Low Time	twbclkls			0.5		1/f <sub>BCLKS</sub>
LRCLK Setup Time	tLRCLK_BCLKS			25		ns
Delay Time, BCLK to SD (Output) Valid	tBCLK_SDOS			12		ns
Setup Time for SD (Input)	tsu_sdis			6		ns
Hold Time SD (Input)	t <sub>HD_SDIS</sub>			3		ns

Note 1: Gain error does not include zero-scale errors. It is calculated as (full-scale error – offset error).

Note 2: ppmFS is parts per million of full scale.




Figure 1. SPI Master Mode Timing Diagram




Figure 2. SPI Slave Mode Timing Diagram




Figure 3. I<sup>2</sup>C Timing Diagram





Figure 4. I<sup>2</sup>S Timing Diagram

## **Pin Configuration**

#### **68 TQFN**



## **Pin Description**

		Fl							
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	FUNCTION		
POWI	POWER (See the <u>Applications Information</u> section for bypass capacitor recommendations.)								
65	V <sub>CORE</sub>	_	_	_	_	_	Digital Power-Supply Input. Bypass with 100nF to $V_{SS}$ and 1 $\mu$ F with 10m $\Omega$ to 150m $\Omega$ ESR to $V_{SS}$ .		

# Ultra-Low-Power Arm Cortex-M4F with Precision Analog Front-End for Industrial and Medical Sensors

#### **68 TQFN**

			Fl	JNCTION MOD				
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	FUNCTION	
64	V <sub>DD18</sub>	_	_	_	_	_	This device pin can be configured as a LDO output or a voltage supply input. Bypass with 100nF to V <sub>SS</sub> . Do not connect this device pin to any other external circuitry.	
63	V <sub>DDIO</sub>	_	_	_	_	_	Power Supply Input. This pin must always be connected to the $V_{DDA}$ device pin at the PCB level. Bypass this pin with 100nF to $V_{SS}$ and 1 $\mu$ F with 10m $\Omega$ to 150m $\Omega$ ESR to $V_{SS}$ .	
27	$V_{\mathrm{DDA}}$	_	_	Ι	I	_	Analog Supply Voltage. This pin must always be connected to the V <sub>DDIO</sub> device pin at the PCB level. Bypass this pin to V <sub>SSA</sub> with 1.0µF and 0.01µF capacitors as close as possible to the package.	
58	V <sub>REG1</sub>	_	_	_	_	_	Bypass with 4.7nF to V <sub>SS</sub> . Do not connect this device pin to any other external circuitry.	
30, 62	V <sub>SS</sub>	_	_	_	_	_	Digital Ground	
26	V <sub>SSA</sub>	_	_	_	_	_	Analog Ground	
EP	Exposed Pad	_	_	_	_	_	Exposed Pad. This pad must be connected to V <sub>SS</sub> . Refer to Application Note 3273: Exposed Pads: A Brief Introduction for additional information.	
RESET	AND CONT	ROL						
61	RSTN	_	_	_	_	_	Active-Low, External System Reset Input. The device remains in reset while this pin is in its active state. When the pin transitions to its inactive state, the device performs a POR reset (resetting all logic on all supplies) and begins execution. This pin has an internal pullup to the VDDIO supply.	
CLOCK								
59	HFXIN	_	_	_	_	_	RF Crystal Oscillator Input. Connect the crystal between HFXIN and HFXOUT. Optionally, this pin can be configured as the input for an external square-wave source. See the <i>Electrical Characteristics</i> table for details of the crystal requirements.	

# Ultra-Low-Power Arm Cortex-M4F with Precision Analog Front-End for Industrial and Medical Sensors

#### **68 TQFN**

			Fl				
PIN	PIN NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	FUNCTION
60	HFXOUT	_	_	_	_	ı	RF Crystal Oscillator Output. Connect the crystal between HFXIN and HFXOUT. See the <i>Electrical Characteristics</i> table for details of the crystal requirements.
N.A.	EXT_CLK	_	_	_	_	_	See Pin Description P0.10 for details.
16-/24-		SIGMA ADC V	VITH PGA				,
68	ADC0_R DY	_	_	_	_	_	ADC0 Ready
1	ADC1_R DY	_	_	_	_	_	ADC1 Ready
17	REF0P	_	_	_	_	_	Positive Differential Reference 0 Input. REF0P must be more positive than REF0N.
19	REF0N	_	_	_	_	_	Negative Differential Reference 0 Input. REF0P must be more positive than REF0N.
36	REF1P	_	_	_	_	ı	Positive Differential Reference 1 Input. REF1P must be more positive than REF1N.
35	REF1N	_	_	_	_	-	Negative Differential Reference 1 Input. REF1P must be more positive than REF1N.
15	CAP0P	_	_	_	_	Ι	ADC0 PGA Positive Output. Connect 1nF capacitor across CAP0P and CAP0N.
16	CAP0N	_	_	_	_		ADC0 PGA Negative Output. Connect 1nF capacitor across CAP0P and CAP0N.
38	CAP1P	_	_	_	_	١	ADC1 PGA Positive Output. Connect 1nF capacitor across CAP1P and CAP1N.
37	CAP1N	_	_	_	_	ı	ADC1 PGA Negative Output. Connect 1nF capacitor across CAP1P and CAP1N.
20	AIN0	_	_	_	_	_	Channel 0 Analog Input/Positive Differential Reference Input. When used as an analog input, may serve as either the positive or negative differential input. May also serve as current source output. When used as a reference input paired with AIN1, AIN0 must be more positive than AIN1.

# Ultra-Low-Power Arm Cortex-M4F with Precision Analog Front-End for Industrial and Medical Sensors

### **68 TQFN**

			Fl	JNCTION MOD	DE		
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	FUNCTION
21	AIN1	_	_	_	_	_	Channel 1 Analog Input/Negative Differential Reference Input. When used as an analog input, may serve as either the positive or negative differential input. May also serve as current source output. When used as a reference input paired with AINO, AINO must be more positive than AIN1.
22	AIN2	_	_	_	_	_	Channel 2 Analog Input. May serve as either the positive or negative differential input paired with any of the other AINx analog inputs. May also serve as current source output.
23	AIN3	_	_	_	_	_	Channel 3 Analog Input. May serve as either the positive or negative differential input paired with any of the other AINx analog inputs. May also serve as current source output.
24	AIN4	_	_		ı	ı	Channel 4 Analog Input. May serve as either the positive or negative differential input paired with any of the other AINx analog inputs. May also serve as current source output.
25	AIN5	_	_	_	ı	ı	Channel 5 Analog Input. May serve as either the positive or negative differential input paired with any of the other AINx analog inputs. May also serve as current source output.
28	AIN6	_	_	_	_	Ι	Channel 6 Analog Input. May serve as either the positive or negative differential input paired with any of the other AINx analog inputs. May also serve as current source output.
29	AIN7	_	_	_	_	_	Channel 7 Analog Input. May serve as either the positive or negative differential input paired with any of the other AINx analog inputs. May also serve as current source output.
31	AIN8	_	_	_	_	_	Channel 8 Analog Input. May serve as either the positive or negative differential input paired with any of the other AINx analog inputs. May also serve as current source output.
32	AIN9	_	_	_	_	_	Channel 9 Analog Input. May serve as either the positive or negative differential input paired with any of the other AINx analog inputs. May also serve as current source output.

# Ultra-Low-Power Arm Cortex-M4F with Precision Analog Front-End for Industrial and Medical Sensors

### **68 TQFN**

			Fl	JNCTION MOD	DE		
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	FUNCTION
33	AIN10	_	_	_	_	_	Channel 10 Analog Input. May serve as either the positive or negative differential input paired with any of the other AINx analog inputs. May also serve as current source output.
34	AIN11	_	_	_	_	_	Channel 11 Analog Input. May serve as either the positive or negative differential input paired with any of the other AINx analog inputs. May also serve as current source output.
12-BIT	DAC						
40	DAC12_ OUT	_	_	_	_	_	12-Bit DAC Analog Voltage Output
INTER	NAL REFER	ENCE					
39	INT_REF	_	_	_		_	Internal Reference Output. It must be bypassed to $V_{SSA}$ with a 4.7 $\mu F$ capacitor.
GPIO A	AND ALTERI	NATE FUNCT	ION				
9	P0.0	P0.0	SWDIO	_	TMR0C_IA	_	Single-Wire Debug I/0; Timer 0 Port Map C Input
10	P0.1	P0.1	SWDCLK	_	TMR0C_OA		Single-Wire Debug Clock; Timer 0 Port Map C Output
11	P0.6	P0.6	I2C0A_SCL	LPTMR0B_I A	TMR3C_IA	_	I <sup>2</sup> C 0 Port Map A Serial Clock; Low- Power Timer 0 Port Map B Input 2 Bits or Lower 16 Bits; Timer 3 Port Map C Input 32 Bits or Lower 16 Bits
12	P0.7	P0.7	I2C0A_SDA	LPTMR0B_ OA	TMR3C_OA	_	I <sup>2</sup> C 0 Port Map A Serial Data; Low- Power Timer 0 Port Map B Output 32 Bits or Lower 16 Bits; Timer 3 Port Map C Output 32 Bits or Lower 16 Bits
41	P0.8	P0.8	UART0A_R X	12S0B_SDO	TMR0C_IA	_	UART 0 Port Map A Rx; I <sup>2</sup> S 0 Port Map B Serial Data Output; Timer 0 Port Map C Input 32 Bits or Lower 16 Bits
42	P0.9	P0.9	UART0A_T X	I2S0B_LRC LK	TMR0C_OA	_	UART 0 Port Map A Tx; I <sup>2</sup> S 0 Port Map B Left/Right Clock; Timer 0 Port Map C Output 32 Bits or Lower 16 Bits

# Ultra-Low-Power Arm Cortex-M4F with Precision Analog Front-End for Industrial and Medical Sensors

### **68 TQFN**

			Fl	JNCTION MOD	DE		
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	FUNCTION
43	P0.10	P0.10	UARTOA_C TS	I2S0B_BCL K	TMR1C_IA	EXT_CLK	UART 0 Port Map A CTS; I2S 0 Port Map B Bit Clock; Timer 1 Port Map C Input 32 Bits or Lower 16 Bits. This pin can be used to source a clock signal. It can also be used to receive a clock signal. This clock signal can be used for the 16-/24-bit deltasigma converters. See the Electrical Characteristics table for the External Clock parameters.
46	P0.14	P0.14	SPI1A_MIS O	UART2B_R X	TMR3C_IA	_	SPI 1 Port Map A Master In Slave Out; UART 2 Port Map B Rx; Timer 3 Port Map C Input 32 Bits or Lower 16 Bits
47	P0.15	P0.15	SPI1A_MO SI	UART2B_T X	TMR3C_OA	_	SPI 1 Port Map A Master Out Slave In; UART 2 Port Map B Tx; Timer 3 Port Map B Output 32 Bits or Lower 16 Bits
48	P0.16	P0.16	SPI1A_SCK	UART2B_C TS	TMR0C_IA	-	SPI 1 Port Map A Serial Clock; UART 2 Port Map B CTS; Timer 0 Port Map C Input 32 Bits or Lower 16 Bits
51	P1.8	P1.8	UART2A_R X	UART2B_R TS	_	_	UART2 Port Map A Rx; UART2 Port Map B RTS
5	P1.9	P1.9	UART2A_T X		_	_	UART 2 Port Map A Tx
6	P1.10	P1.10	UART2A_C TS	_	_	_	UART 2 Port Map A CTS
7	P1.11	P1.11	UART2A_R TS		TMR2C_OA	_	UART 2 Port Map A RTS; Timer 2 Port Map C Output 32 Bits or Lower 16 Bits
NO CO	NNECT						
3	FSK_IN	_	_	_	_	_	Do Not Connect. Internally connected. Do not make any electrical connection to this pin, including power supply grounds.
4	FSK_OU T	_	_	_	_	_	Do Not Connect. Internally connected. Do not make any electrical connection to this pin, including power supply grounds.
2	HART_R EF	_	_	_	_	_	This pin must be connected to a 0.1µF capacitor.

# Ultra-Low-Power Arm Cortex-M4F with Precision Analog Front-End for Industrial and Medical Sensors

### **68 TQFN**

			Fl	JNCTION MOD	DE		
PIN	NAME	Primary Signal (Default)	Alternate Function 1	Alternate Function 2	Alternate Function 3	Alternate Function 4	FUNCTION
13, 14, 18, 50, 52, 56, 67	N.C.	_	_	_	_	_	No Connection. Not internally connected.

## **Functional Diagrams**

## **Power Supply Operational Modes**




Figure 5. Power Supply Operation Modes

### **Detailed Description**

The MAX32675 is a highly integrated, mixed-signal, ultra-low-power microcontroller for industrial applications and is especially suitable for 4-20mA loop-powered sensors and transmitters. It is based on an ultra-low-power Arm Cortex-M4 with FPU and includes 384KB of flash and 160KB of SRAM. ECC, capable of SEC-DED, is implemented over the entire flash, SRAM, and cache to ensure ultra-reliable code execution for demanding applications.

An AFE provides two 12-channel  $\Delta$ - $\Sigma$  ADCs with features and specifications that are optimized for precision sensor measurement. Each  $\Delta$ - $\Sigma$  ADC can digitize external analog signals as well as system temperature and supplies. A PGA with gains of 1x to 32x precedes each ADC. ADC outputs can be optionally converted on the fly from integer to single-precision floating-point format. A 12-bit DAC is also included. The integrated temperature sensor can be used with the internal sense element or an external diode for temperature compensation of sensor outputs.

The device also includes a trust protection unit (TPU), providing robust security features such as an AES engine, TRNG, and secure boot.

#### Arm Cortex-M4 Processor with FPU Engine

The Arm Cortex-M4 processor with FPU combines high-efficiency signal processing functionality with low power, low cost, and ease of use.

The Arm Cortex-M4 processor with FPU supports single instruction multiple data (SIMD) path DSP extensions, providing:

- Four parallel 8-bit add/sub
- Floating point single precision
- Two parallel 16-bit add/sub
- Two parallel MACs
- 32- or 64-bit accumulate
- Signed, unsigned, data with or without saturation

#### Memory

#### **Internal Flash Memory**

384KB of internal flash memory with error correction provides nonvolatile storage of program and data memory.

#### **Internal SRAM**

The internal 160KB SRAM provides low-power retention of application information in all power modes except STORAGE. For enhanced system reliability, the SRAM can be configured as 128KB with ECC single error correction, double error detection (SED-DED). The SRAM can be divided into granular banks that create a flexible SRAM retention architecture. This data retention feature is optional, and is configurable. This granularity allows the application to minimize its power consumption by only retaining the most essential data.

#### **Clocking Scheme**

Multiple clock sources can be selected as the system clock:

- Internal primary oscillator (IPO) at a nominal frequency of 100MHz
- Internal nanoring oscillator at 80kHz
- Internal baud rate oscillator at 7.3728MHz (IBRO)
- External RF oscillator at 16MHz to 32MHz (ERFO) (external crystal required)

The AFE is configured by SPIO and is clocked by the built-in  $\Delta$ - $\Sigma$  clock generation or the EXT\_CLK signal. The APB clock or the INRO can clock the LPTMR0 in the AOD.




Figure 6. Clocking Scheme Diagram

### General-Purpose I/O and Special Function Pins

Most general-purpose I/O (GPIO) pins share both a firmware-controlled I/O function and one or more special function signals associated with peripheral modules. Pins can be individually enabled for GPIO or peripheral special function use. Configuring a pin as a special function usually supersedes its use as a firmware-controlled I/O. Though this multiplexing between peripheral and GPIO functions is usually static, it can also be done dynamically. The electrical characteristics of a GPIO pin are identical whether the pin is configured as an I/O or special function, except where explicitly noted in the <u>Electrical Characteristics</u> tables.

In GPIO mode, each pin of a port has an interrupt function that can be independently enabled and configured as a level-

## Ultra-Low-Power Arm Cortex-M4F with Precision Analog Front-End for Industrial and Medical Sensors

or edge-sensitive interrupt. All GPIOs share the same interrupt vector. Some packages do not have all of the GPIOs available.

When configured as GPIOs, the following features are provided. These features can be independently enabled or disabled on a per-pin basis.

- Configurable as input, output, bidirectional, or high-impedance
- Optional internal pullup resistor or internal pulldown resistor when configured as input
- Exit from low-power modes on rising or falling edge
- Selectable standard- or high-drive modes

The MAX32675 provides up to 23 GPIOs.

### **Power Management**

#### **Power Management Unit (PMU)**

The PMU provides the optimal mix of high-performance and low-power consumption. It exercises intelligent, precise control of power distribution to the CPU and peripheral circuitry.

The PMU provides the following features:

- User-configurable system clock
- Automatic enabling and disabling of crystal oscillators based on power mode
- Multiple clock domains
- Fast wakeup of powered-down peripherals when activity detected

#### **ACTIVE Mode**

In this mode, the CPU is executing application code and all digital and analog peripherals are available on demand. Dynamic clocking disables local clocks in peripherals not in use. This mode corresponds to the Arm Cortex-M4 processor with FPU Active mode. The power mode of the AFE is software-controlled.

#### **SLEEP Mode**

This mode allows for lower power consumption operation than active mode. The CPU is asleep, peripherals are on, and the standard DMA block is available. The GPIO or any active peripheral can be configured to interrupt and cause transition to the ACTIVE mode. This mode corresponds to the Arm Cortex-M4 processor with FPU Sleep mode. The power mode of the AFE is software-controlled.

#### **DEEPSLEEP Mode**

In this mode, CPU and critical peripheral configuration settings and all volatile memory are preserved.

The device status is as follows:

- CPU is powered down. System state and all SRAM is retained.
- The GPIO pins retain their state.
- The transition from DEEPSLEEP to ACTIVE mode is faster than the transition from BACKUP mode because system
  initialization is not required.
- The system oscillators are all disabled to provide additional power savings over SLEEP mode.
- LPTMR0 can be active and are optional wake-up sources

This mode corresponds to the Arm Cortex-M4 with FPU DeepSleep mode. The power mode of the AFE is software-controlled.

#### **BACKUP Mode**

This mode places the CPU in a static, low-power state. The BACKUP mode supports the same wake-up sources as the DEEPSLEEP mode.

The device status is as follows:

- CPU is powered down.
- SRAM retention as per <u>Table 1</u>. Each of the RAM blocks can be retained.

LPTMR0 can be active and is an optional wake-up source.

The power mode of the AFE is software-controlled.

#### Table 1. BACKUP Mode RAM Retention

RAM BLOCK	RAM SIZE WITHOUT ECC (KB)	RAM SIZE WITH ECC (KB)
SYSRAM0	20	16
SYSRAM1	20	16
SYSRAM2	40	32
SYSRAM3	80	64

#### **STORAGE Mode**

The device status is as follows:

- CPU is powered off.
- All peripherals are powered off.
- Wake-up from GPIO interrupt.
- No SRAM retention.

The power mode of the AFE is software-controlled.

#### **Standard DMA Controller**

The standard direct memory access (DMA) controller provides a means to offload the CPU for memory/peripheral data transfer leading to a more power-efficient system. It allows automatic one-way data transfer between two entities. These entities can be either memories or peripherals. The transfers are done without using CPU resources. The following transfer modes are supported:

- 8 channel
- Peripheral to data memory
- Data memory to peripheral
- Data memory to data memory
- Event support

All DMA transactions consist of an AHB burst read into the DMA FIFO followed immediately by an AHB burst write from the FIFO.

#### Windowed Watchdog Timer (WDT)

Microcontrollers are often used in harsh environments where electrical noise and electromagnetic interference (EMI) are abundant. Without proper safeguards, these hazards can disturb device operation and corrupt program execution. One of the most effective countermeasures is the windowed watchdog timer (WDT), which detects runaway code or system unresponsiveness.

The WDT is a 32-bit, free-running counter with a configurable prescaler. When enabled, the WDT must be periodically reset by the application software. Failure to reset the WDT within the user-configurable timeout period indicates that the application software is not operating correctly and results in a WDT timeout. A WDT timeout can trigger an interrupt, system reset, or both. Either response forces the instruction pointer to a known good location before resuming instruction execution. The windowed timeout period feature provides more detailed monitoring of system operation, requiring the WDT to be reset within a specific window of time.

The WDT supports multiple clock option:

- 100MHz IPO
- 16MHz to 32MHz ERFO (external crystal required)
- 7.3728MHz IBRO
- 80kHz INRO
- PCLK

The MAX32675 provides two instances of the windowed watchdog timer (WDT0, WDT1).

#### 32-Bit Timer/Counter/PWM (TMR, LPTMR)

General-purpose, 32-bit timers provide timing, capture/compare, or generate pulse-width modulated (PWM) signals with minimal software interaction.

The timers provide the following features:

- 32-bit up/down auto-reload
- Programmable prescaler
- PWM output generation
- Capture, compare, and capture/compare capability
- External pin multiplexed with GPIO for timer input, clock gating, or capture
- Timer output pin
- TMR0–TMR3 can be configured as 2 × 16-bit general-purpose timers
- Timer interrupt

The MAX32675 provides timer instances as shown in <u>Table 2</u>. LPTMRx is capable of operation in the Low Power, SLEEP, DEEPSLEEP, and BACKUP modes.

I/O functionality is supported for all of the timers. Note that the function of a port can be multiplexed with other functions on the GPIO pins, so it might not be possible to use all the ports depending on the device configuration.

**Table 2. Timer Configuration Options** 

INCTANCE	SINGLE 32	DUAL	DOWER MODE		CLOCK	SOURCE				
INSTANCE	BIT	16 BIT	POWER MODE	AOD_PCLK	PCLK	IBRO	ERFO	INRO		
TMR0	Yes	Yes	ACTIVE SLEEP	No	Yes	Yes	Yes	No		
TMR1	Yes	Yes	ACTIVE SLEEP	No	Yes	Yes	Yes	No		
TMR2	Yes	Yes	ACTIVE SLEEP	No	Yes	Yes	Yes	No		
TMR3	Yes	Yes	ACTIVE SLEEP	No	Yes	Yes	Yes	No		
LPTMR0	ADO Yes		Yes No		ACTIVE SLEEP	Yes	No	No	No	Voc
LPTIVIRU	res	INO	DEEPSLEEP BACKUP	No	INO	INO	INO	Yes		

#### **Serial Peripherals**

#### I<sup>2</sup>C Interface (I2C)

The I<sup>2</sup>C interface is a bidirectional, two-wire serial bus that provides a medium-speed communications network. It can operate as a one-to-one, one-to-many, or many-to-many communications medium. These engines support standard-mode, fast-mode plus, and high-speed mode I<sup>2</sup>C speeds. It provides the following features:

- Master or slave mode operation
  - · Supports up to four different slave addresses in slave mode
- Supports standard 7-bit addressing or 10-bit addressing
- RESTART condition
- Interactive receive mode
- Transmit FIFO preloading
- Support for clock stretching to allow slower slave devices to operate on higher speed busses
- Multiple transfer rates
  - Standard mode: 100kbps
  - Fast mode: 400kbps
  - · Fast mode plus: 1000kbps

## Ultra-Low-Power Arm Cortex-M4F with Precision Analog Front-End for Industrial and Medical Sensors

- High-speed mode: 3400kbps
- Internal filter to reject noise spikes
- · Receiver FIFO depth of 8 bytes
- Transmitter FIFO depth of 8 bytes

The MAX32675 provides I<sup>2</sup>C instances as shown in Table 3.

## Table 3. I<sup>2</sup>C Configuration Options

	 INSTANCE
	I2C0, I2C2

### Serial Peripheral Interface (SPI)

The serial peripheral interface (SPI) is a highly configurable, flexible, and efficient synchronous interface among multiple SPI devices on a single bus. The bus uses a single clock signal and multiple data signals and one or more slave select lines to address only the intended target device. The SPI operates independently and requires minimal processor overhead.

The provided SPI peripherals can operate in either slave or master mode and provide the following features:

- SPI modes 0, 1, 2, 3 for single-bit communication
- 3- or 4-wire mode for single-bit slave device communication
- Full-duplex operation in single-bit, 4-wire mode
- Multimaster mode fault detection
- Programmable interface timing
- Programmable SCK frequency and duty cycle
- 32-byte transmit and receive FIFOs
- Slave select assertion and de-assertion timing with respect to leading/trailing SCK edge

The MAX32675 provides SPI instances as shown in Table 4.

## **Table 4. SPI Configuration Options**

INSTANCE	DATA	SLAVE SELECT LINES	MAXIMUM FREQUENCY MASTER MODE (MHz)	MAXIMUM FREQUENCY SLAVE MODE (MHz)
SPI1	3 wire, 4 wire	1	50	50

#### I<sup>2</sup>S Interface (I2S)

The I<sup>2</sup>S interface is a bidirectional, four-wire serial bus that provides serial communications for codecs and audio amplifiers compliant with the I<sup>2</sup>S Bus Specification, June 5, 1996. It provides the following features:

- Master and slave mode operation
- Support for 4 channels
- 8, 16, 24, and 32 bit frames
- Receive and transmit DMA support
- Wakeup on FIFO status (full/empty/threshold)
- Pulse density modulation support for receive channel
- Word-select polarity control
- First bit position selection
- · Interrupts generated for FIFO status
- Receiver FIFO depth of 32 bytes
- Transmitter FIFO depth of 32 bytes

The MAX32675 provides one instance of the I<sup>2</sup>S peripheral (I2S0).

#### **UART**

The universal asynchronous receiver-transmitter (UART) interface supports full-duplex asynchronous communication

## Ultra-Low-Power Arm Cortex-M4F with Precision Analog Front-End for Industrial and Medical Sensors

with optional hardware flow control (HFC) modes to prevent data overruns. If HFC mode is enabled on a given port, the system uses two extra pins to implement the industry-standard request to send (RTS) and clear to send (CTS) flow control signaling. Each instance is individually programmable.

- 2-wire interface or 4-wire interface with flow control
- 8-byte send/receive FIFO
- Full-duplex operation for asynchronous data transfers
- Interrupts available for frame error, parity error, CTS, Rx FIFO overrun, and FIFO full/partially full conditions
- Automatic parity and frame error detection
- Independent baud-rate generator
- Programmable 9th-bit parity support
- Multidrop support
- Start/stop bit support
- Hardware flow control using RTS/CTS
- Two DMA channels can be connected (read and write FIFOs)
- Programmable word size (5 bits to 8 bits)

The MAX32675 provides UART instances as shown in <u>Table 5</u>.

## **Table 5. UART Configuration Options**

INSTANCE	POWER MODE		CLOCK	SOURCE		
INSTANCE	POWER MODE	AOD_PCLK	PCLK IBRO ERFO IN			
UART0, UART2	ACTIVE	No	Yes	Yes	Yes	No

### 16-/24-Bit Δ-Σ Analog-to-Digital Converter with Programmable Gain Amplifier

A low-power, multichannel, 24-bit  $\Delta$ - $\Sigma$  ADC has features and specifications optimized for the precision measurement of sensors and other analog signal sources. The architecture includes a low-noise programmable gain amplifier (PGA), low-power input buffers, programmable matched current sources, differential/single-ended input multiplexer, and integrated on-chip oscillator.

- PGA with Available Gains 1x to 128x
  - · Very High Input Impedance
  - Optimizes Overall Dynamic Range
- Low-Power Input Buffers
  - · Provide Input Isolation
- Selectable Reference
  - Internal Differential (V<sub>REF</sub>)
  - · External Differential
- Programmable Current Sources
  - · Bias for Resistive Sensors
  - 16 Current Levels Available
  - Detection of Broken Sensor Wires
- 12 Analog Inputs
  - · 6 Differential or 12 Single Ended
- Sample Rates up to 61440 Samples per Second
- FIR Digital Filters
  - · Provides Single-Cycle Settling in 16ms
  - 90dB of Noise Rejection at 50Hz and 60Hz
- On-Chip Clock Source
  - · No External Components Required
- External Clock Capable
- Sample Ready Interrupts
  - ADC0\_RDY and ADC1\_RDY

## Ultra-Low-Power Arm Cortex-M4F with Precision Analog Front-End for Industrial and Medical Sensors

The MAX32675 provides two instances of this ADC (ADC\_ZERO, ADC\_ONE) that share the multiplexed 12 analog inputs (AIN0-AIN11).

#### 12-Bit Digital-to-Analog Converter

The 12-bit digital-to-analog (DAC) outputs a single-ended voltage. It can be set independently to generate either a static output voltage or to generate a series of preloaded sample outputs at a specified sample rate.

The 12-Bit DAC peripheral support the following features:

- Configurable clock rate and output sample rate.
- Selectable output voltage reference.
- Can be set to output a static voltage level, a preset number of samples at a configurable sample rate, or samples continuously at a configurable sample rate.
- Interpolation filter allows for linearly interpolated output samples to be generated between each pair of output samples (2 to 1, 4 to 1, or 8 to 1).
- DAC output samples are pulled from a FIFO allow continuous sample output generation.

#### Security

#### **AES**

The dedicated hardware-based AES engine supports the following algorithms:

- AES-128
- AES-192
- AES-256

The AES keys are automatically generated by the engine and stored in a dedicated flash to protect against tampering. Key generation and storage are transparent to the user.

#### **True Random Number Generator (TRNG)**

Random numbers are a vital part of a secure application. The TRNG provides random numbers for use as cryptographic seeds or strong encryption keys to ensure data privacy.

Software can use random numbers to trigger asynchronous events that result in nondeterministic behavior. This helps thwart replay attacks or key search approaches. A high-entropy source must continuously update an effective true random number generator (TRNG).

A physically unpredictable entropy source continuously drives the provided TRNG. It generates a 128-bit true random number in 128 system clock cycles.

The TRNG can support the system-level validation of many security standards such as FIPS 140-2, PCI-PED, and Common Criteria. Contact Maxim for details of compliance with specific standards.

#### **CRC Module**

A cyclic redundancy check (CRC) hardware module provides fast calculations and data integrity checks by application software. The CRC module supports the following polynomials:

- CRC-16-CCITT
- CRC-32 (X<sup>32</sup> + X<sup>26</sup> + X<sup>23</sup> + X<sup>22</sup> + X<sup>16</sup> + X<sup>12</sup> + X<sup>11</sup> + X<sup>10</sup> + X<sup>8</sup> + X<sup>7</sup> + X<sup>5</sup> + X<sup>4</sup> + X<sup>2</sup> + X + 1)

#### **Bootloader**

The bootloader allows loading and verification of program memory through a serial interface. Features include:

- Bootloader interface through UART
- Program loading of Motorola™ SREC format files
- Permanent lock state prevents altering or erasing program memory
- Access to the USN for device or customer application identification
- Disable SWD interface to block debug access port functionality

## Ultra-Low-Power Arm Cortex-M4F with Precision Analog Front-End for Industrial and Medical Sensors

#### **Secure Boot**

Following every reset, the device performs a secure boot to confirm that the root of trust has not been compromised. The secure boot verifies the integrity of the program memory to confirm it has not been modified or corrupted, ensuring the trustworthiness of the application software. An HMAC SHA-256 hash is performed over program memory and compared against a loaded value during the bootloader configuration process. If the two values match, the application software is considered valid, and the device begins code execution. Programs that fail the integrity check indicate intentionally or unintentionally corrupted or modified program memory. The device then transitions to safe mode, which prevents the execution of the customer code. During the development phase, the bootloader can be reactivated and a new, trusted program memory loaded. Devices with the secure boot feature also provide an optional challenge/response that authenticates before executing bootloader commands.

### **Debug and Development Interface (SWD)**

The serial wire debug interface is used for code loading and ICE debug activities. All devices in mass production have the debugging/development interface enabled.

## **Applications Information**

### **Bypass Capacitors**

The proper use of bypass capacitors reduces noise generated by the IC into the ground plane. The <u>Pin Description</u> table indicates which pins should be connected to bypass capacitors, and the appropriate ground plane.

It is recommended that one instance of a bypass capacitor should be connected to each pin/ball of the IC package. For example, if the pin description table shows four device pins associated with voltage supply A, a separate capacitor should be connected to each pin for a total of four capacitors.

Capacitors should be placed as close as possible to their corresponding device pins. Pins which recommend more than one value of capacitor per pin should place them in parallel with the lowest value capacitor first, closest to the pin.

#### **Bootloader Activation**

The device automatically tests the bootloader stimulus pins on any reset. If the stimulus pins are in the states shown in <u>Table 6</u>, the device activates the bootloader and waits for the host to initiate communication. Once the bootloader is activated, the stimulus pins can be changed to any state. The bootloader is deactivated by performing another reset with the stimulus pins in their inactive state.

### **Table 6. Bootloader Activation Summary**

PART NUMBER	BOOTLOADER COM	MUNICATION PORT	ACTIVATION PINS
PARI NUMBER	RECEIVE	TRANSMIT	ACTIVATION FINS
All Versions	UART0A_RX (P0.8)	UART0A_TX (P0.9)	P0.8 (Low), P0.1 (Low)

## **Ordering Information**

PART	FLASH (KB)	SRAM (KB)	BOOTLOADER	SECURE BOOT	DEFAULT OSCILLATOR AFTER POR	PIN- PACKAGE
MAX32675ATK+	384	160	YES	YES	IPO	68 TQFN
MAX32675ATK+T	384	160	YES	YES	IPO	68 TQFN

T = Tape and reel.

# Ultra-Low-Power Arm Cortex-M4F with Precision Analog Front-End for Industrial and Medical Sensors

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	8/21	Initial release	_

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for ARM Microcontrollers - MCU category:

Click to view products by Maxim manufacturer:

Other Similar products are found below:

R7FS3A77C2A01CLK#AC1 MB96F119RBPMC-GSE1 MB9BF122LPMC1-G-JNE2 MB9BF122LPMC-G-JNE2 MB9BF128SAPMC-GE2
MB9BF218TBGL-GE1 MB9BF529TBGL-GE1 26-21/R6C-AT1V2B/CT 5962-8506403MQA MB9AF342MAPMC-G-JNE2
MB96F001YBPMC1-GSE1 MB9BF121KPMC-G-JNE2 VA10800-D000003PCA CP8547AT CY9AF156NPMC-G-JNE2
MB9BF104NAPMC-G-JNE1 ADUCM410BCBZ-RL7 GD32f303RGT6 NHS3152UK/A1Z MK26FN2M0CAC18R EFM32TG230F32-D-QFN64 EFM32TG232F32-D-QFP64 EFM32TG825F32-D-BGA48 MB9AFB44NBBGL-GE1 MB9BF304RBPMC-G-JNE2
MB9BF416RPMC-G-JNE2 MB9AF155MABGL-GE1 MB9BF306RBPMC-G-JNE2 MB9BF618TBGL-GE1 ATSAMS70N21A-CN
MK20DX64VFT5 MK50DX128CMC7 MK51DN256CMD10 MK51DX128CMC7 MK53DX256CMD10 MKL25Z32VFT4 LPC1754FBD80
STM32F030K6T6TR ATSAM3N0AA-MU ATSAM3N0CA-CU ATSAM3SD8BA-MU ATSAM4LC2BA-UUR ATSAM4LC4BA-MU
ATSAM4LS2AA-MU ADuC7023BCPZ62I-R7 ATSAM4LS4CA-CFU STR711FR0T6 XMC1302Q040X0200ABXUMA1
STM32L431RCT6 ADUCM3027BCPZ-R7