#### MAX32680

### Ultra-Low-Power Arm Cortex-M4F with Precision Analog Front-End and Bluetooth LE 5.2

#### **General Description**

The MAX32680 microcontroller (MCU) is an advanced system-on-chip (SoC), featuring an Arm<sup>®</sup> Cortex<sup>®</sup>-M4F CPU for efficient computation of complex functions and algorithms that is qualified to operate at a temperature range of -40°C to +85°C. The SoC integrates power regulation and management with a single-inductor multiple-output (SIMO) buck regulator system. Onboard is the latest generation Bluetooth<sup>®</sup> 5.2 Low Energy (LE) radio, supporting LE Audio, angle of arrival (AoA), and angle of departure (AoD) for direction finding, long-range (coded) modes, and high-throughput modes.

The device offers large onboard memory with 512KB flash and 128KB SRAM, with optional error correction coding (ECC) on one 32KB SRAM bank. This 32KB bank can be optionally retained in BACKUP mode. An 8KB user one-time programmable (OTP) area is available, and 8 bytes are retained, even during power-down.

An analog front-end (AFE) provides two 12-channel delta-sigma ( $\Delta$ - $\Sigma$ ) analog-to-digital converters (ADC) with features and specifications optimized for precision sensor measurement. Each  $\Delta$ - $\Sigma$  ADC can digitize external analog signals as well as system temperature. An optional programmable gain amplifier (PGA) with gains of 1x to 128x precedes each ADC. ADC outputs can be optionally converted on the fly from integer to single-precision floating-point format. A 12-bit digital-to-analog converter (DAC) is also included. The device also provides robust security features such as an advanced encryption standard (AES) engine, true random number generator (TRNG), and secure boot.

The device is available in an 88L LGA (10mm x 10mm, 0.4mm pitch) package.

#### **Applications**

- Industrial Pressure, Temperature, Level, and Flow Sensors/Transmitters
- Medical Pressure and Temperature Sensors

#### **Benefits and Features**


- Ultra-Low-Power Wireless Microcontroller
  - · Internal 100MHz Oscillator
  - · 512KB Flash and 128KB SRAM
    - Optional ECC on One 32KB SRAM Bank
- Bluetooth 5.2 LE Radio
  - Dedicated, Ultra-Low-Power, 32-Bit RISC-V Coprocessor to Offload Timing-Critical Bluetooth Processing
  - Fully Open-Source Bluetooth 5.2 Stack Available
  - · Supports AoA, AoD, LE Audio, and Mesh
  - High-Throughput (2Mbps) Mode
  - Long-Range (125kbps and 500kbps) Modes
  - Rx Sensitivity: -97.5dBm; Tx Power: +4.5dBm
  - Single-Ended Antenna Connection (50Ω)
- Smart Integration Reduces BOM, Cost, and PCB Size
  - Two 16-Bit to 24-Bit Δ-Σ ADCs
    - · 12 Channels, Assignable to Either ADC
    - · Flexible Resolution and Sample Rates
      - 24-Bits at 0.4ksps, 16-Bits at 4ksps
  - Four External Input, 10-Bit Δ-Σ ADC 7.8ksps
  - 12-Bit DAC
  - On-Die Temperature Sensor
  - Digital Peripherals: Two SPI, Two I<sup>2</sup>C, up to Four UART, and up to 36 GPIOs
  - Timers: Six 32-Bit Timers, Two Watchdog Timers, Two Pulse Trains, 1-Wire<sup>®</sup> Master
- Power Management Maximizes Battery Life
  - 2.0V to 3.6V Supply Voltage Range
  - Integrated SIMO Power Regulator
  - Dynamic Voltage Scaling (DVS)
  - 23.8µA/MHz ACTIVE Mode Current at 3.0V Coremark<sup>®</sup>
  - 4.4µA at 3.0V Retention Current for 32KB SRAM
  - · Selectable SRAM Retention in Low-Power Modes
- Robust Security and Reliability
  - TRNG
  - Secure Nonvolatile Key Storage and AES-128/192/ 256
  - · Secure Boot to Protect IP/Firmware
  - Wide, -40°C to +85°C Operating Temperature

Ordering Information appears at end of data sheet.

1-Wire is a registered trademark of Maxim Integrated Products, Inc. Arm and Cortex are registered trademarks of Arm Limited. Bluetooth is a registered trademark of Bluetooth SIG, Inc. Cordio is a registered trademark of Sunrise Micro Devices, Inc. Coremark is a registered trademark of EMBCC.



### **Simplified Block Diagram**



### **TABLE OF CONTENTS**

| General Description  |    |
|--|----|
| Applications   |    |
| Benefits and Features  |    |
| Simplified Block Diagram   |    |
| Absolute Maximum Ratings   |    |
| Package Information  |    |
| Electrical Characteristics   |    |
| Electrical Characteristics—16-/24-Bit Δ-Σ ADC with PGA                 |    |
| Electrical Characteristics—12-Bit DAC                                  | 24 |
| Electrical Characteristics—Internal Voltage Reference                  | 25 |
| Electrical Characteristics—SPI   | 25 |
| Electrical Characteristics—I <sup>2</sup> C                            | 26 |
| Electrical Characteristics—I <sup>2</sup> S                            | 28 |
| Electrical Characteristics—1-Wire Master                               | 28 |
| Pin Configuration  |    |
| Pin Descriptions   |    |
| Detailed Description   | 41 |
| Arm Cortex-M4 with FPU Processor and RISC-V RV32 Processor             | 41 |
| Memory   | 41 |
| Internal Flash Memory  | 41 |
| Internal SRAM  | 41 |
| Bluetooth 5.2  | 42 |
| Bluetooth 5.2 Low Energy Radio   | 42 |
| Bluetooth 5.2 Software Stack   | 42 |
| Comparators  | 42 |
| Dynamic Voltage Scaling (DVS) Controller                               | 43 |
| Clocking Scheme  | 43 |
| General-Purpose I/O (GPIO) and Special Function Pins                   | 44 |
| 10-Bit ADC for Supply and GPIO Monitoring                              | 45 |
| Single-Inductor Multiple-Output (SIMO) Switch-Mode Power Supply (SMPS) | 45 |
| Power Management   | 45 |
| Power Management Unit (PMU)  | 45 |
| ACTIVE Mode  | 46 |
| SLEEP Mode   | 46 |
| LOW POWER Mode (LPM)   | 46 |
| MICRO POWER Mode (UPM)   |    |
| STANDBY Mode   |    |
| BACKUP Mode  | 47 |
| POWER DOWN Mode (PDM)  | 47 |

#### TABLE OF CONTENTS (CONTINUED)

| 111222 01 0011121110 (00111111022)                  |    |
|---|----|
| Wake-Up Sources                                     |    |
| Standard DMA Controller                             | 48 |
| Programmable Timers                                 | 48 |
| 32-Bit Timer/Counter/PWM (TMR, LPTMR)               | 48 |
| Watchdog Timer (WDT)                                | 49 |
| Pulse Train Engine (PT)                             | 50 |
| Serial Peripherals                                  | 50 |
| I <sup>2</sup> C Interface (I2C)                    | 50 |
| I <sup>2</sup> S Interface (I2S)                    | 51 |
| Serial Peripheral Interface (SPI)                   | 51 |
| UART (UART, LPUART)                                 | 51 |
| 1-Wire Master (OWM)                                 | 52 |
| 16-Bit to 24-Bit Δ-Σ ADC with PGA                   | 52 |
| 12-Bit DAC  | 53 |
| Security  | 53 |
| AES   | 53 |
| TRNG Non-Deterministic Random Bit Generator (NDRBG) | 53 |
| Cyclic Redundancy Check (CRC) Module                | 53 |
| Secure Boot   | 54 |
| Debug and Development Interface (SWD, JTAG)         | 54 |
| Applications Information                            | 55 |
| Bypass Capacitors                                   | 55 |
| Ordering Information                                |    |
| Revision History                                    |    |
|   |    |

### MAX32680

## Ultra-Low-Power Arm Cortex-M4F with Precision Analog Front-End and Bluetooth LE 5.2

### LIST OF FIGURES

| Figure 1. SPI Master Mode Timing Diagram    |    |
|---|----|
| Figure 2. SPI Slave Mode Timing Diagram     | 30 |
| Figure 3. I <sup>2</sup> C Timing Diagram   | 30 |
| Figure 4. I <sup>2</sup> S Timing Diagram   | 31 |
| Figure 5. 1-Wire Master Data Timing Diagram | 32 |
| Figure 6. Clocking Scheme Diagram           | 44 |

### MAX32680

## Ultra-Low-Power Arm Cortex-M4F with Precision Analog Front-End and Bluetooth LE 5.2

### LIST OF TABLES

| Table 1. BACKUP Mode SRAM Retention           |    |
|---|----|
| Table 2. Wake-Up Sources                      | 48 |
| Table 3. Timer Configuration Options          | 49 |
| Table 4. Watchdog Timer Configuration Options | 49 |
| Table 5. SPI Configuration Options            | 51 |
| Table 6. UART Configuration Options           | 52 |
| Table 7. Common CRC Polynomials               | 54 |

#### **Absolute Maximum Ratings**

| VDDIO, VDDA       -0.3V to +1.98V         VDDIOH, AVDD       -0.3V to +3.63V         AIN[0-11]       VSSA - 0.03V to AVDD + 0.03V         VREGI       -0.3V to +3.63V         VDDA RF, VDDA BB       -0.3V to +1.21V         BLE_EDO_IN       -0.3V to +1.5V         RSTN, GPIO (VDDIOH)       -0.3V to VDDIOH + 0.5V         GPIO (VDDIO)       -0.3V to VDDIO + 0.5V         HFXIN, HFXOUT, RSTN, GPIO       -0.3V to VDDIO + 0.3V         REF1P, REF1N, REF0P, REF0N, VREG1, CAP1N, CAP1P, | $\begin{array}{llllllllllllllllllllllllllllllllllll$ |
|---|--|
| Output Current (sink) by Any GPIO Pin25mA   |  |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Package Information**

| Package Code                            | L8800M+1         |
|---|------------------|
| Outline Number                          | <u>21-100567</u> |
| Land Pattern Number                     | 90-100205        |
| Thermal Resistance, Single-Layer Board: |                  |
| Junction to Ambient (θ <sub>JA</sub> )  | N/A              |
| Junction to Case (θ <sub>JC</sub> )     | N/A              |
| Thermal Resistance, Four-Layer Board:   |                  |
| Junction to Ambient (θ <sub>JA</sub> )  | 52.67°C/W        |
| Junction to Case $(\theta_{JC})$        | 27.00°C/W        |
|   |                  |

For the latest package outline information and land patterns (footprints), go to <a href="https://www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maximintegrated.com/thermal-tutorial">www.maximintegrated.com/thermal-tutorial</a>.

#### **Electrical Characteristics**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

| PARAMETER                        | SYMBOL             | CONDITIONS   | MIN  | TYP | MAX  | UNITS |  |  |
|----------------------------------|--------------------|--|------|-----|------|-------|--|--|
| POWER SUPPLIES                   |                    |  |      |     |      |       |  |  |
| Core Input Supply<br>Voltage A   | V <sub>COREA</sub> |  | 0.9  | 1.1 | 1.21 | V     |  |  |
| Core Input Supply<br>Voltage B   | V <sub>COREB</sub> |  | 0.9  | 1.1 | 1.21 | V     |  |  |
| Input Supply Voltage,<br>Battery | V <sub>REGI</sub>  |  | 2.7  | 3.3 | 3.63 | V     |  |  |
| Input Supply Voltage,            | AVDD               | A <sub>VDD</sub> must be connected to V <sub>DDIOH</sub> | 2.7  | 3.3 | 3.63 | V     |  |  |
| Analog                           | V <sub>DDA</sub>   |  | 1.71 | 1.8 | 1.98 | \     |  |  |

### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

| PARAMETER                            | SYMBOL             | CONDITIONS                                   | MIN  | TYP   | MAX  | UNITS |
|--------------------------------------|--------------------|--|------|-------|------|-------|
| Input Supply Voltage,<br>GPIO        | V <sub>DDIO</sub>  |  | 1.71 | 1.8   | 1.98 | V     |
| Input Supply Voltage,<br>GPIO (High) | V <sub>DDIOH</sub> | V <sub>DDIOH</sub> must be connected to AVDD | 1.71 | 3.0   | 3.63 | V     |
|                                      |                    | Monitors V <sub>COREA</sub>                  |      | 0.76  |      |       |
|                                      |                    | Monitors V <sub>COREB</sub>                  | 0.72 | 0.77  |      |       |
| Power-Fail Reset<br>Voltage          |                    | Monitors V <sub>DDA</sub>                    | 1.58 | 1.64  | 1.69 |       |
|                                      | \/                 | Monitors V <sub>DDIO</sub>                   | 1.58 | 1.64  | 1.69 | . v   |
|                                      | V <sub>RST</sub>   | Monitors V <sub>DDIOH</sub>                  | 1.58 | 1.64  | 1.69 | ]     |
|                                      |                    | Monitors V <sub>REGI</sub>                   | 1.91 | 1.98  | 2.08 |       |
|                                      |                    | Monitors V <sub>DDA_BB</sub>                 |      | 0.773 |      |       |
|                                      |                    | Monitors V <sub>DDA_RF</sub>                 |      | 0.773 |      |       |
| Power-On Reset                       | \/                 | Monitors V <sub>COREA</sub>                  |      | 0.57  |      | V     |
| Voltage                              | V <sub>POR</sub>   | Monitors V <sub>DDA</sub>                    |      | 1.25  |      | V     |

### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

| PARAMETER                                | SYMBOL   | CONDITIONS   | MIN TYP | MAX | UNITS  |
|--|--|--|---------|-----|--------|
| V <sub>REGI</sub> Current, ACTIVE Mode   |  | Dynamic, IPO enabled, f <sub>SYS_CLK(MAX)</sub> = 100MHz, total current into V <sub>REGI</sub> pin, V <sub>REGI</sub> = 3.0V, V <sub>COREA</sub> = V <sub>COREB</sub> = 1.1V, CM4 in ACTIVE mode executing Coremark, RV32 in SLEEP mode, ECC disabled; inputs tied to V <sub>SS</sub> , V <sub>DDIO</sub> , or V <sub>DDIOH</sub> ; outputs source/sink 0mA  | 23.8    |     |        |
|  | <sup>I</sup> REGI_DACT                                 | Dynamic, IPO enabled, f <sub>SYS_CLK(MAX)</sub> = 100MHz, total current into V <sub>REGI</sub> pin, V <sub>REGI</sub> = 3.0V, V <sub>COREA</sub> = V <sub>COREB</sub> = 1.1V, CM4 and RV32 in ACTIVE mode executing While(1), ECC disabled; inputs tied to V <sub>SS</sub> , V <sub>DDIO</sub> , or V <sub>DDIOH</sub> ; outputs source/sink 0mA. This specification is a function of the IPO frequency. | 29.3    |     | μΑ/MHz |
|  | urrent, ACTIVE   | Dynamic, IPO enabled, $f_{SYS\_CLK(MAX)} = 100 \text{MHz}$ , total current into $V_{REGI}$ pin, $V_{REGI} = 3.0 \text{V}$ , $V_{COREA} = V_{COREB} = 1.1 \text{V}$ , CM4 in ACTIVE mode executing While(1), RV32 in SLEEP mode, ECC disabled; inputs tied to $V_{SS}$ , $V_{DDIO}$ , or $V_{DDIOH}$ ; outputs source/sink 0mA  | 22.2    |     |        |
|  |  | Dynamic, total current into V <sub>REGI</sub> pin, V <sub>REGI</sub> = 3.0V, V <sub>COREA</sub> = V <sub>COREB</sub> = 1.1V, CM4 in SLEEP mode, RV32 in ACTIVE mode running from ISO, ECC disabled; inputs tied to V <sub>SS</sub> , V <sub>DDIO</sub> , or V <sub>DDIOH</sub> ; outputs source/sink 0mA   | 18.7    |     |        |
|  | IREGI_FACT current into \ VCOREA = V ACTIVE mode 0MHz; | Fixed, IPO enabled, ISO enabled, total current into $V_{REGI}$ , $V_{REGI}$ = 3.0V, $V_{COREA}$ = $V_{COREB}$ = 1.1V, CM4 in ACTIVE mode 0MHz, RV32 in ACTIVE mode 0MHz; inputs tied to $V_{SS}$ , $V_{DDIO}$ , or $V_{DDIOH}$ ; outputs source/sink 0mA   | 740     |     | μА     |
| V <sub>REGI</sub> Current, SLEEP<br>Mode | <sup>I</sup> REGI_DSLP                                 | Dynamic, IPO enabled, f <sub>SYS_CLK(MAX)</sub> = 100MHz, ISO enabled, total current into V <sub>REGI</sub> pins, V <sub>REGI</sub> = 3.0V, V <sub>COREA</sub> = V <sub>COREB</sub> = 1.1V, CM4 in SLEEP mode, RV32 in SLEEP mode, ECC disabled, standard DMA with two channels active; inputs tied to V <sub>SS</sub> , V <sub>DDIO</sub> , or V <sub>DDIOH</sub> ; outputs source/sink 0mA             | 6.4     |     | μΑ/MHz |
| Mode                                     | IREGI_FSLP   | Fixed, IPO enabled, ISO enabled, total current into V <sub>REGI</sub> pins, V <sub>REGI</sub> = 3.0V, V <sub>COREA</sub> = V <sub>COREB</sub> = 1.1V, CM4 in SLEEP mode, RV32 in SLEEP mode, ECC disabled; inputs tied to V <sub>SS</sub> , V <sub>DDIO</sub> , or V <sub>DDIOH</sub> ; outputs source/sink 0mA  | 1.33    |     | mA     |

### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

| PARAMETER                                      | SYMBOL  | COND  | ITIONS  | MIN | TYP    | MAX | UNITS |
|--|---|---|---|-----|--------|-----|-------|
| V <sub>REGI</sub> Current, LOW                 | I <sub>REGI_DLP</sub>   | Dynamic, ISO enable V <sub>REGI</sub> pins, V <sub>REGI</sub> = V <sub>COREB</sub> = 1.1V, CM in ACTIVE mode, f <sub>S</sub> \ 60MHz; inputs tied to V <sub>DDIOH</sub> ; outputs sou             | 3.0V, V <sub>COREA</sub> =<br>4 powered off, RV32<br>(S_CLK(MAX) =<br>5 V <sub>SS</sub> , V <sub>DDIO</sub> , or              |     | μΑ/MHz |     |       |
| POWER Mode                                     | I <sub>REGI_FLP</sub>   | Fixed, ISO enabled,<br>V <sub>REGI</sub> pins, V <sub>REGI</sub> =<br>V <sub>COREB</sub> = 1.1V, CM<br>in ACTIVE mode 0M<br>V <sub>SS</sub> , V <sub>DDIO</sub> , or V <sub>DDI</sub><br>sink 0mA | 3.0V, V <sub>COREA</sub> =<br>4 powered off, RV32<br>Hz; inputs tied to   |     | 630    |     | μА    |
| V <sub>REGI</sub> Current, MICRO<br>POWER Mode | I <sub>REGI_DMP</sub>   | Dynamic, ERTCO er<br>enabled, total curren<br>V <sub>REGI</sub> = 3.0V, V <sub>COR</sub><br>1.1V, LPUART active<br>32.768kHz, inputs tie<br>V <sub>DDIOH</sub> ; outputs sou                      | t into V <sub>REGI</sub> pins,<br>EA = VCOREB =<br>e, f <sub>LPUART</sub> =<br>ed to V <sub>SS</sub> , V <sub>DDIO</sub> , or |     | 230    |     | μА    |
| V <sub>REGI</sub> Current,<br>STANDBY Mode     | I <sub>REGI_STBY</sub>  | Fixed, total current in V <sub>REGI</sub> = 3.0V, V <sub>COR</sub> 1.1V; inputs tied to V V <sub>DDIOH</sub> ; outputs sou  | EA = V <sub>COREB</sub> =<br>SS, V <sub>DDIO</sub> , or   |     | 7.1    |     | μА    |
|  |   | Total current into VREGI pins, VREGI = 3.0V, VCOREA = VCOREB = 1.1V, RTC disabled; inputs tied to VSS, VDDIO, or VDDIOH; outputs source/sink 0mA  | All SRAM retained   |     | 6.3    |     |       |
| V <sub>REGI</sub> Current,<br>BACKUP Mode      | <sup>I</sup> REGI_BK  | Total current into VREGI pins, VREGI = 3.0V, VCOREA = VCOREB = 1.1V, RTC disabled; inputs tied to VSS, VDDIO, or VDDIOH, outputs source/sink 0mA  | No SRAM retention   | _   | 3      |     | μА    |
|  |   | Total current into  | SRAM0 retained  |     | 4.4    |     |       |
|  |   | V <sub>REGI</sub> pins, V <sub>REGI</sub><br>= 3.0V, V <sub>COREA</sub> =   | SRAM0 and<br>SRAM1 retained   |     | 5.2    |     |       |
|  | VCOREB = 1.1V, RTC disabled; inputs tied to V <sub>SS</sub> , V <sub>DDIO</sub> , or V <sub>DDIOH</sub> ; outputs source/sink 0mA |   | SRAM0, SRAM1,<br>and SRAM2<br>retained  |     | 5.6    |     |       |

### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

| PARAMETER                                      | SYMBOL                           | CONDITIONS   | MIN              | TYP                        | MAX       | UNITS |
|--|----------------------------------|--|------------------|----------------------------|-----------|-------|
| V <sub>REGI</sub> Current, POWER<br>DOWN Mode  | I <sub>REGI_PDM</sub>            | Total current into $V_{REGI}$ pins, $V_{REGI}$ = 3.0V, $V_{COREA}$ = $V_{COREB}$ = 1.1V; inputs tied to $V_{SS}$ , $V_{DDIO}$ , or $V_{DDIOH}$ ; outputs source/sink 0mA                         |                  | 0.16                       |           | μΑ    |
| V <sub>REGO_X</sub> Output<br>Current          | V <sub>REGO_X_IOU</sub>          | Output current for each of the V <sub>REGO_X</sub> outputs   |                  | 5                          | 50        | mA    |
| V <sub>REGO_X</sub> Output<br>Current Combined | V <sub>REGO_X_IOU</sub><br>T_TOT | All four V <sub>REGO_X</sub> outputs combined  |                  | 15                         | 100       | mA    |
| V <sub>REGO_X</sub> Output<br>Voltage Range    | V <sub>REGO_X_RA</sub>           | V <sub>REGI</sub> ≥ V <sub>REGO_X</sub> + 200mV; output<br>voltage range must be configured to meet<br>the input voltage range of the load device<br>pin (V <sub>RST</sub> to V <sub>MAX</sub> ) | V <sub>RST</sub> | 1.0                        | $V_{MAX}$ | V     |
| V <sub>REGO_X</sub> Efficiency                 | V <sub>REGO_X_EFF</sub>          | V <sub>REGI</sub> = 2.7V, V <sub>REGO_X</sub> = 1.1V, load = 30mA  |                  | 90                         |           | %     |
| SLEEP Mode Resume<br>Time                      | tslp_on                          | Time from power mode exit to execution of first user instruction   |                  | 0.847                      |           | μs    |
| LOW POWER Mode<br>Resume Time                  | t <sub>LP_ON</sub>               | Time from power mode exit to execution of first user instruction   |                  | 6.08                       |           | μs    |
| MICRO POWER Mode<br>Resume Time                | t <sub>MP_ON</sub>               | Time from power mode exit to execution of first user instruction   |                  | 12.4                       |           | us    |
| STANDBY Mode<br>Resume Time                    | tstby_on                         | Time from power mode exit to execution of first user instruction   |                  | 14.7                       |           | μs    |
| BACKUP Mode Resume<br>Time                     | t <sub>BKU_ON</sub>              | Time from power mode exit to execution of first user instruction   |                  | 1.15                       |           | ms    |
| POWER DOWN Mode<br>Resume Time                 | t <sub>PDM_ON</sub>              | Time from power mode exit to execution of first user instruction   |                  | 5                          |           | ms    |
| CLOCKS   |                                  |  |                  |                            |           |       |
| System Clock<br>Frequency                      | fsys_clk                         |  | 0.0625           |                            | 100,000   | kHz   |
| System Clock Period                            | tsys_clk                         |  |                  | 1/f <sub>SYS_C</sub><br>LK |           | ns    |
| Internal Primary<br>Oscillator (IPO)           | f <sub>IPO</sub>                 |  |                  | 100                        |           | MHz   |
| Internal Secondary<br>Oscillator (ISO)         | fiso                             |  |                  | 60                         |           | MHz   |
| Internal Baud Rate<br>Oscillator (IBRO)        | f <sub>IBRO</sub>                |  |                  | 7.3728                     |           | MHz   |
| Internal Man 2                                 |                                  | 8kHz selected  |                  | 8                          |           |       |
| Internal Nanoring<br>Oscillator (INRO)         | f <sub>INRO</sub>                | 16kHz selected   |                  | 16                         |           | kHz   |
| Committee (IIIII)                              |                                  | 30kHz selected   |                  | 32                         |           |       |
| External RF Oscillator<br>Frequency (ERFO)     | fERFO                            | 32MHz crystal, $C_L$ = 12pF, ESR ≤ 50Ω, $C_0$ ≤ 7pF, temperature stability ±20ppm, initial tolerance ±20ppm  |                  | 32                         |           | MHz   |
| External System Clock<br>Input Frequency       | f <sub>EXT_CLK</sub>             | EXT_CLK selected   |                  |                            | 80        | MHz   |

### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

| PARAMETER  | SYMBOL   | CONDITIONS   | MIN                         | TYP                         | MAX                         | UNITS |
|--|--|--|-----------------------------|-----------------------------|-----------------------------|-------|
| External Low-Power<br>Timer 1 Clock Input<br>Frequency | fEXT_LPTMR1_<br>CLK  | LPTMR1_CLK selected  |                             |                             | 8                           | MHz   |
| External Low-Power<br>Timer 2 Clock Input<br>Frequency | f <sub>EXT_LPTMR2_</sub><br>CLK  | LPTMR2_CLK selected  |                             |                             | 8                           | MHz   |
| GENERAL-PURPOSE I/                                     | 0  |  |                             |                             |                             |       |
| Input Low Voltage                                      | V <sub>IL_VDDIO</sub>  | V <sub>DDIO</sub> selected as I/O supply   |                             |                             | 0.3 ×<br>V <sub>DDIO</sub>  | V     |
|  | V <sub>IL_VDDIOH</sub>   | V <sub>DDIOH</sub> selected as I/O supply  |                             |                             | 0.3 ×<br>V <sub>DDIOH</sub> |       |
| Input Low Voltage for RSTN                             | V <sub>IL_RSTN</sub>   |  |                             | 0.5 x<br>V <sub>DDIOH</sub> |                             | V     |
| Input High Voltage                                     | V <sub>IH_VDDIO</sub>  | V <sub>DDIO</sub> selected as I/O supply   | 0.7 ×<br>V <sub>DDIO</sub>  |                             |                             | V     |
| mpat riigii voltage                                    | V <sub>IH_VDDIOH</sub>   | V <sub>DDIOH</sub> selected as I/O supply  | 0.7 ×<br>V <sub>DDIOH</sub> |                             |                             | v     |
| Input High Voltage for RSTN                            | V <sub>IH_RSTN</sub>   |  |                             | 0.5 x<br>V <sub>DDIOH</sub> |                             | ٧     |
|  |  | V <sub>DDIO</sub> selected as I/O supply, V <sub>DDIO</sub> = 1.71V, GPIOn_DS_SEL[1:0] = 00, I <sub>OL</sub> = 1mA   |                             | 0.2                         | 0.4                         |       |
|  | V <sub>OL_VDDIO</sub>  | V <sub>DDIO</sub> selected as I/O supply, V <sub>DDIO</sub> = 1.71V, GPIOn_DS_SEL[1:0] = 01, I <sub>OL</sub> = 2mA   |                             | 0.2                         | 0.4                         |       |
|  |  | V <sub>DDIO</sub> selected as I/O supply, V <sub>DDIO</sub> = 1.71V, GPIOn_DS_SEL[1:0] = 10, I <sub>OL</sub> = 4mA   |                             | 0.2                         | 0.4                         |       |
| Output Law Valtage                                     |  | V <sub>DDIO</sub> selected as I/O supply, V <sub>DDIO</sub> = 1.71V, GPIOn_DS_SEL[1:0] = 11, I <sub>OL</sub> = 8mA   |                             | 0.2                         | 0.4                         | V     |
| Output Low Voltage                                     |  | V <sub>DDIOH</sub> selected as I/O supply, V <sub>DDIOH</sub> = 1.71V, GPIOn_DS_SEL[1:0] = 00, I <sub>OL</sub> = 1mA |                             | 0.2                         | 0.4                         | V     |
|  |  | V <sub>DDIOH</sub> selected as I/O supply, V <sub>DDIOH</sub> = 1.71V, GPIOn_DS_SEL[1:0] = 01, I <sub>OL</sub> = 2mA |                             | 0.2                         | 0.4                         |       |
|  | Vol_vddioh   | V <sub>DDIOH</sub> selected as I/O supply, V <sub>DDIOH</sub> = 1.71V, GPIOn_DS_SEL[1:0] = 10, I <sub>OL</sub> = 4mA |                             | 0.2                         | 0.4                         |       |
|  | V <sub>DDIOH</sub> selected as I/O supply, V <sub>DDIOH</sub> = 1.71V, GPIOn_DS_SEL[1:0] = 11, I <sub>OL</sub> = 8mA |  | 0.2                         | 0.4                         |                             |       |
| Combined I <sub>OL</sub> , All GPIO                    | I <sub>OL_TOTAL</sub>  |  |                             |                             | 48                          | mA    |

### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

| PARAMETER                           | SYMBOL                  | CONDITIONS  | MIN                         | TYP | MAX  | UNITS |
|-------------------------------------|-------------------------|---|-----------------------------|-----|------|-------|
|                                     |                         | V <sub>DDIO</sub> selected as I/O supply, V <sub>DDIO</sub> = 1.71V, GPIOn_DS_SEL[1:0] = 00, I <sub>OL</sub> = -1mA                             | V <sub>DDIO</sub> - 0.4     |     |      |       |
|                                     |                         | V <sub>DDIO</sub> selected as I/O supply, V <sub>DDIO</sub> = 1.71V, GPIOn_DS_SEL[1:0] = 01, I <sub>OL</sub> = -2mA                             | V <sub>DDIO</sub> - 0.4     |     |      |       |
| Output High Voltage                 | VOH_VDDIO               | V <sub>DDIO</sub> selected as I/O supply, V <sub>DDIO</sub> = 1.71V, GPIOn_DS_SEL[1:0] = 10, I <sub>OL</sub> = -4mA                             | V <sub>DDIO</sub> - 0.4     |     |      |       |
|                                     |                         | V <sub>DDIO</sub> selected as I/O supply, V <sub>DDIO</sub> = 1.71V, GPIOn_DS_SEL[1:0] = 11, I <sub>OL</sub> = -8mA                             | V <sub>DDIO</sub> - 0.4     |     |      |       |
|                                     |                         | V <sub>DDIOH</sub> selected as I/O supply, V <sub>DDIOH</sub> = 1.71V, GPIOn_DS_SEL[1:0] = 00, I <sub>OL</sub> = -1mA                           | V <sub>DDIOH</sub><br>- 0.4 |     |      | V     |
|                                     |                         | V <sub>DDIOH</sub> selected as I/O supply, V <sub>DDIOH</sub> = 1.71V, GPIOn_DS_SEL[1:0] = 01, I <sub>OL</sub> = -2mA                           | V <sub>DDIOH</sub><br>- 0.4 |     |      |       |
|                                     | Voh_vddioh              | V <sub>DDIOH</sub> selected as I/O supply, V <sub>DDIOH</sub> = 1.71V, GPIOn_DS_SEL[1:0] = 10, I <sub>OL</sub> = -8mA                           | V <sub>DDIOH</sub><br>- 0.4 |     |      |       |
|                                     |                         | V <sub>DDIOH</sub> selected as I/O supply, V <sub>DDIOH</sub> = 1.71V, GPIOn_DS_SEL[1:0] = 11, I <sub>OL</sub> = -8mA                           | V <sub>DDIOH</sub><br>- 0.4 |     |      |       |
|                                     |                         | V <sub>DDIOH</sub> = 1.71V, GPIOn_DS_SEL[1:0] fixed at 00, I <sub>OL</sub> = -1mA   | V <sub>DDIOH</sub><br>- 0.4 |     |      |       |
| Combined I <sub>OH</sub> , All GPIO | IOH_TOTAL               |   |                             |     | -48  | mA    |
| Input Hysteresis (Schmitt)          | V <sub>IHYS</sub>       |   |                             | 300 |      | mV    |
| Input Leakage Current<br>Low        | I <sub>IL</sub>         | V <sub>DDIO</sub> = 1.89V, V <sub>DDIOH</sub> = 3.6V, V <sub>DDIOH</sub> selected as I/O supply, V <sub>IN</sub> = 0V, internal pullup disabled | -100                        |     | +100 | nA    |
|                                     | IIH                     | $V_{\rm DDIO}$ = 1.89V, $V_{\rm DDIOH}$ = 3.6V, $V_{\rm DDIOH}$ selected as I/O supply, $V_{\rm IN}$ = 3.6V, internal pulldown disabled         | -800                        |     | +800 | nA    |
| Input Leakage Current<br>High       | I <sub>OFF</sub>        | V <sub>DDIO</sub> = 0V, V <sub>DDIOH</sub> = 0V, V <sub>DDIO</sub> selected as I/O supply, V <sub>IN</sub> < 1.89V                              | -1                          |     | +1   |       |
|                                     | I <sub>IH3V</sub>       | V <sub>DDIO</sub> = V <sub>DDIOH</sub> = 1.71V, V <sub>DDIO</sub> selected as I/O supply, V <sub>IN</sub> = 3.6V                                | -2                          |     | +2   | μΑ    |
| Input Pullup Resistor<br>RSTN       | R <sub>PU_R</sub>       | Pullup to V <sub>DDIOH</sub>  |                             | 25  |      | kΩ    |
| Input Pullup/Pulldown               | R <sub>PU1</sub>        | Normal resistance, P1M = 0  |                             | 25  |      | kΩ    |
| Resistor for All GPIO               | R <sub>PU2</sub>        | Highest resistance, P1M = 1   |                             | 1   |      | ΜΩ    |
| BLUETOOTH RADIO / PO                | OWER                    |   |                             |     |      |       |
| Bluetooth LDO Input<br>Voltage      | V <sub>BLE_LDO_IN</sub> |   | 0.9                         | 1.1 | 1.5  | V     |

### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

| PARAMETER  | SYMBOL                         | CONDITIONS  | MIN  | TYP                    | MAX                      | UNITS   |
|--|--------------------------------|---|--|------------------------|--------------------------|---------|
| BLUETOOTH RADIO / FI                                     | REQUENCY                       |   |  |                        |                          |         |
| Operating Frequency                                      |                                | 1MHz channel spacing  | 2360                                       |                        | 2500                     | MHz     |
| PLL Programming<br>Resolution                            | PLL <sub>RES</sub>             |   |  | 1                      |                          | MHz     |
| Frequency Deviation at 1Mbps                             | Δf <sub>1MHz</sub>             |   |  | ±170                   |                          | kHz     |
| Frequency Deviation at BLE 1Mbps                         | Δf <sub>BLE1MHz</sub>          |   |  | ±250                   |                          | kHz     |
| Frequency Deviation at 2Mbps                             | Δf <sub>2MHz</sub>             |   |  | ±320                   |                          | kHz     |
| Frequency Deviation at BLE 2Mbps                         | Δf <sub>BLE2MHz</sub>          |   |  | ±500                   |                          | kHz     |
| BLUETOOTH RADIO / C<br>Bluetooth LE stack runn<br>mode.) | URRENT CONSI<br>ing on CM4. Me | JMPTION (SIMO enabled, $V_{REGI}$ = 3.3V. asured at the $V_{REGI}$ device pin, $V_{REGO}$ | IPO enabled,<br>_B = 0.9V, V <sub>RI</sub> | fsys_clk<br>ego_c = 1. | = 100MHz,<br>0V, RV32 ii | n SLEEP |
|  | I <sub>TX_+4.5DBM</sub>        |   |  | 6.35                   |                          |         |
|  | I <sub>RFFE_+4.5DB</sub>       | $P_{RF}$ = +4.5dBm  |  | 4.3                    |                          |         |
| Tx Run Current   | I <sub>TX_0DBM</sub>           | P <sub>RF</sub> = 0dBm  |  | 4.17                   |                          | mA      |
|  | I <sub>RFFE_0DBM</sub>         | FRF - OUBIII  |  | 2.12                   |                          |         |
|  | I <sub>TX10DBM</sub>           | <br> - P <sub>RF</sub> = -10dBm   |  | 3.65                   |                          |         |
|  | I <sub>RFFE10DBM</sub>         | PRF = -100BIII  |  | 1.65                   |                          |         |
| Tx Startup Current                                       | ISTART_TX                      |   |  | 2.05                   |                          | mA      |
| BLUETOOTH RADIO / C<br>Bluetooth LE stack runn<br>mode)  | URRENT CONSU                   | JMPTION (SIMO enabled, $V_{REGI}$ = 3.3V. asured at the $V_{REGI}$ device pin, $V_{REGO}$ | IPO enabled,<br>_B = 0.9V, V <sub>RI</sub> | fsys_clk<br>ego_c = 1. | = 100MHz,<br>0V, RV32 ii | n SLEEP |
|  | I <sub>RX_1M</sub>             | f <sub>RX</sub> = 1Mbps   |  | 4.0                    |                          |         |
| Rx Run Current   | I <sub>RX_2M</sub>             | f <sub>RX</sub> = 2Mbps   |  | 4.12                   |                          | mA      |
| TX TXIII Guilent   | I <sub>RFFE_1M</sub>           | f <sub>RX</sub> = 1Mbps   |  | 1.95                   |                          |         |
|  | I <sub>RFFE_2M</sub>           | f <sub>RX</sub> = 2Mbps   |  | 2.07                   |                          |         |
| Rx Startup Current                                       | I <sub>START_RX</sub>          |   |  | 2.05                   |                          | mA      |
| BLUETOOTH RADIO / TI                                     | RANSMITTER                     |   |  |                        |                          |         |
| Maximum Output Power                                     | P <sub>RF</sub>                |   |  | +4.5                   |                          | dBm     |
| RF Power Accuracy  | P <sub>RF_ACC</sub>            |   |  | ±1                     |                          | dB      |
| First Adjacent Channel<br>Transmit Power ±2MHz           | P <sub>RF1_1</sub>             | 1Mbps Bluetooth LE  |  | -30.5                  |                          | dBc     |
| First Adjacent Channel<br>Transmit Power ±4MHz           | P <sub>RF2_1</sub>             | 1Mbps Bluetooth LE  |  | -40                    |                          | dBc     |
| BLUETOOTH RADIO / R                                      | ECEIVER                        |   |  |                        |                          |         |
| Maximum Received<br>Signal Strength at <<br>0.1% PER     | P <sub>RX_MAX</sub>            |   |  | 0                      |                          | dBm     |

### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

| PARAMETER   | SYMBOL                 | COND                             | ITIONS                           | MIN | TYP           | MAX   | UNITS |
|---|------------------------|----------------------------------|----------------------------------|-----|---------------|-------|-------|
| Receiver Sensitivity,   |                        | Measured with 37                 | 1Mbps Bluetooth<br>LE            |     | -97.5         |       | dBm   |
| Ideal Transmitter   | P <sub>SENS_IT</sub>   | byte payload                     | 2Mbps Bluetooth<br>LE            | -94 |               | dbiii |       |
| Receiver Sensitivity,   | Porvo pr               | Measured with 37                 | 1Mbps Bluetooth<br>LE            |     | -95.5         |       | - dBm |
| Dirty Transmitter   | P <sub>SENS_DT</sub>   | byte payload                     | 2Mbps Bluetooth<br>LE            |     | -93           |       | - agm |
| Receiver Sensitivity,   | P <sub>SENS_LR</sub>   | Measured with 37                 | 125kbps Bluetooth<br>LE          |     | -105.5        |       | - dBm |
| Long-Range Coded  | · SENS_LR              |                                  | 500kbps Bluetooth<br>LE          |     | -101          |       | 45    |
| C/I Cochannel   | C/I <sub>1MHz</sub>    | 1Mbps Bluetooth LE               |                                  |     | 6.7           |       | dB    |
| O/I Godilariner   | C/I <sub>2Mhz</sub>    | 2Mbps Bluetooth LE               |                                  |     | 7             |       | QD.   |
|   | C/I <sub>+1_1</sub>    | +1MHz offset, 1Mbp               | s Bluetooth LE                   |     | -2.5          |       |       |
|   | C/I <sub>-1_1</sub>    | -1MHz offset, 1Mbps              | Bluetooth LE                     |     | -2.6          |       |       |
|   | C/I <sub>+2_1</sub>    | +2MHz offset, 1Mbps Bluetooth LE |                                  | -22 |               |       |       |
| A dia a sud lada afa sa sa s  | C/I <sub>-2_1</sub>    | -2MHz offset, 1Mbps              | -2MHz offset, 1Mbps Bluetooth LE |     | -24           |       | 4D    |
| Adjacent Interference   | C/I <sub>+2_2</sub>    | +2MHz offset, 2Mbp               | s Bluetooth LE                   |     | -2            |       | dB    |
|   | C/I <sub>-2 2</sub>    | -2MHz offset, 2Mbps              | Bluetooth LE                     |     | -3            |       |       |
|   | C/I <sub>+4 2</sub>    | +4MHz offset, 2Mbps Bluetooth LE |                                  |     | -32           |       | ]     |
|   | C/I <sub>-4_2</sub>    | -4MHz offset, 2Mbps              | Bluetooth LE                     |     | -34           |       |       |
| Adjacent Interference, (3+n) MHz Offset [n = 0, 1, 2,]                                | C/I <sub>3+MHZ</sub>   | 1Mbps Bluetooth LE               |                                  |     | -34.5         |       | dB    |
| Adjacent Interference,<br>(6+2n) MHz Offset [n =<br>0, 1, 2,]                         | C/I <sub>6+MHZ</sub>   | 2Mbps Bluetooth LE               |                                  |     | -34           |       | dB    |
| Intermodulation<br>Performance, 1Mbps<br>Bluetooth LE with 3MHz,<br>4MHz, 5MHz Offset | P <sub>IMD_1MBPS</sub> | 1Mbps Bluetooth LE               |                                  |     | -38           |       | dBm   |
| Intermodulation Performance, 2Mbps Bluetooth LE with 6MHz, 8MHz, 10MHz Offset         | P <sub>IMD_2MBPS</sub> | 2Mbps Bluetooth LE               |                                  |     | -38           |       | dBm   |
| Received Signal<br>Strength Indicator<br>Accuracy                                     | RSSI <sub>ACC</sub>    |                                  |                                  |     | ±3            |       | dB    |
| Received Signal<br>Strength Indicator<br>Range  | RSSI <sub>RANGE</sub>  |                                  |                                  |     | -98 to<br>-50 |       | dB    |
| ADC (Δ-Σ)   |                        |                                  |                                  |     |               |       |       |
| Resolution  |                        |                                  |                                  |     | 10            |       | bits  |

### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

| PARAMETER                          | SYMBOL                | COND  | ITIONS   | MIN                     | TYP                 | MAX                 | UNITS             |
|------------------------------------|-----------------------|---|--|-------------------------|---------------------|---------------------|-------------------|
| ADC Clock Rate                     | fACLK                 |   |  | 0.1                     |                     | 8                   | MHz               |
| ADC Clock Period                   | t <sub>ACLK</sub>     |   |  |                         | 1/f <sub>ACLK</sub> |                     | μs                |
|                                    |                       | AIN[15:12],<br>ADC_DIVSEL =<br>[00],<br>ADC_CH_SEL =<br>[7:4] | REF_SEL = 0,<br>INPUT_SCALE = 0  | V <sub>SSA</sub> + 0.05 |                     | V <sub>BG</sub>     |                   |
| Input Voltage Range                | W                     | AIN[15:12,<br>ADC_DIVSEL =<br>[01],<br>ADC_CH_SEL =<br>[7:4]  | REF_SCALE = 0,<br>INPUT_SCALE = 0  | V <sub>SSA</sub> + 0.05 |                     | 2 x V <sub>BG</sub> | V                 |
|                                    | Vain                  | AIN[15:12],<br>ADC_DIVSEL =<br>[10],<br>ADC_CH_SEL =<br>[7:4] | REF_SCALE = 0,<br>INPUT_SCALE =<br>0, V <sub>DDIOH</sub> selected<br>as the I/O supply | V <sub>SSA</sub> + 0.05 |                     | V <sub>DDIOH</sub>  | V                 |
|                                    |                       | AIN[15:12],<br>ADC_DIVSEL =<br>[11],<br>ADC_CH_SEL =<br>[7:4] | REF_SEL = 0,<br>INPUT_SCALE =<br>0, V <sub>DDIOH</sub> selected<br>as the I/O supply   | V <sub>SSA</sub> + 0.05 |                     | V <sub>DDIOH</sub>  |                   |
| Input Impedance                    | R <sub>AIN</sub>      |   |  |                         | 30                  |                     | kΩ                |
| Analog Input                       | C                     | Fixed capacitance to  | V <sub>SSA</sub>   |                         | 1                   |                     | pF                |
| Capacitance                        | C <sub>AIN</sub>      | Dynamically switcher  | d capacitance  |                         | 250                 |                     | fF                |
| Integral Nonlinearity              | INL                   | Measured at +25°C   |  |                         |                     | ±2                  | LSb               |
| Differential Nonlinearity          | DNL                   | Measured at +25°C   |  |                         |                     | ±1                  | LSb               |
| Offset Error                       | Vos                   |   |  |                         | ±1                  |                     | LSb               |
| ADC Active Current                 | I <sub>ADC</sub>      | ADC active, reference input buffer disabled                   |  |                         | 102                 |                     | μΑ                |
| ADC Setup Time                     | t <sub>ADC_SU</sub>   | Any power-up of AD to CpuAdcStart                             | C clock or ADC bias  |                         |                     | 10                  | μs                |
| ADC Output Latency                 | t <sub>ADC</sub>      |   |  |                         | 1067                |                     | t <sub>ACLK</sub> |
| ADC Sample Rate                    | f <sub>ADC</sub>      |   |  |                         |                     | 7.8                 | ksps              |
| ADC Input Leakage                  | I <sub>ADC_LEAK</sub> | ADC inactive or cha   | nnel not selected  |                         | 10                  |                     | nA                |
| Full-Scale Voltage                 | V <sub>FS</sub>       | ADC code = 0x3FF  |  |                         | 1.2                 |                     | V                 |
| Bandgap Temperature<br>Coefficient | V <sub>TEMPCO</sub>   | Box method  |  |                         | 30                  |                     | ppm               |
| COMPARATORS                        |                       |   |  |                         |                     |                     |                   |
| Input Offset Voltage               | V <sub>OFFSET</sub>   |   |  |                         | ±1                  |                     | mV                |
|                                    |                       | AINCOMPHYST[1:0   | ] = 00   |                         | ±23                 |                     |                   |
| Input Hysteresis                   | V                     | AINCOMPHYST[1:0   | ] = 01   |                         | ±50                 |                     | mV                |
| IIIput Hysteresis                  | V <sub>HYST</sub>     | AINCOMPHYST[1:0] = 10   |  |                         | ±2                  |                     | IIIV              |
|                                    |                       | AINCOMPHYST[1:0   | ] = 11   |                         | ±7                  |                     |                   |

#### **Electrical Characteristics (continued)**

(Limits are 100% tested at  $T_A$  = +25°C and  $T_A$  = +85°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization. Specifications marked "GBD" are guaranteed by design and not production tested.)

| PARAMETER                          | SYMBOL               | CONDITIONS              | MIN | TYP | MAX  | UNITS   |  |  |  |  |
|------------------------------------|----------------------|-------------------------|-----|-----|------|---------|--|--|--|--|
| Input Voltage Range                | V <sub>IN_CMP</sub>  | Common-mode range       | 0.6 |     | 1.35 | V       |  |  |  |  |
| FLASH MEMORY                       |                      |                         |     |     |      |         |  |  |  |  |
| Flash Erase Time                   | t <sub>M_ERASE</sub> | Mass erase              |     | 20  |      | mo      |  |  |  |  |
|                                    | tp_ERASE             | Page erase              |     | 20  |      | ms      |  |  |  |  |
| Flash Programming<br>Time per Word | t <sub>PROG</sub>    |                         |     | 42  |      | μs      |  |  |  |  |
| Flash Endurance                    |                      |                         | 10  |     |      | kcycles |  |  |  |  |
| Data Retention                     | t <sub>RET</sub>     | T <sub>A</sub> = +125°C | 10  |     |      | years   |  |  |  |  |

#### Electrical Characteristics—16-/24-Bit Δ-Σ ADC with PGA

(AVDD = +3.3V, REFP - REFN = AVDD,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $T_A = +25^{\circ}\text{C}$  for typical specifications, unless otherwise noted. Limits are 100% production tested at  $T_A = +25^{\circ}\text{C}$ . Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

| PARAMETER                    | SYMBOL   | CONDITIONS                          | MIN   | TYP MAX   | UNITS |
|------------------------------|----------|-------------------------------------|---|---|-------|
| ANALOG INPUTS                |          |                                     | ·   |   |       |
| Full-Scale Input Voltage     |          |                                     | £   | tV <sub>REF</sub> /<br>Gain                       |       |
| Absolute Input Voltage       |          | Buffers disabled                    | V <sub>SSA</sub> -<br>30mV                                    | AVDD +<br>30mV                                    | V     |
| Input Voltage Range          |          | Unipolar                            | 0   | $V_{REF}$   | V     |
| iliput voltage Range         |          | Bipolar                             | -V <sub>REF</sub>   | $V_{REF}$   | V     |
|                              |          | AIN buffers/PGA disabled            | V <sub>SSA</sub>  | AVDD  |       |
| Common-Mode Voltage<br>Range |          | Buffers enabled                     | V <sub>SSA</sub> + 0.1  | AVDD -<br>0.1                                     |       |
|                              | $V_{CM}$ | PGA gain = 1 to 16                  | V <sub>SSA</sub> +0.<br>1 +<br>(V <sub>IN</sub> )(Ga<br>in)/2 | AVDD -<br>0.1 -<br>(V <sub>IN</sub> )(Ga<br>in)/2 | V     |
|                              |          | PGA gain = 32 to 128                | V <sub>SSA</sub> +<br>0.2 +<br>(V <sub>IN</sub> )(Ga<br>in)/2 | AVDD -<br>0.2 -<br>(V <sub>IN</sub> )(Ga<br>in)/2 |       |
|                              |          | Buffer disabled                     |   | ±1  | μA/V  |
| Differential Input Current   |          | Buffer enabled                      | (   | 0 to 50   | nA    |
|                              |          | PGA enabled, GBD                    |   | ±1  | IIA   |
|                              |          | Buffer disabled                     |   | ±1  | μA/V  |
| Absolute Input Current       |          | Buffer enabled                      | 2   | 0 to 80   | nA    |
|                              |          | PGA enabled, -40°C to +85°C, GBD ±2 |   | ±2  | IIA   |
| Input Capacitance            |          | Bypass mode                         |   | 10  | pF    |
| SYSTEM PERFORMANCE           |          |                                     |   |   |       |
| Resolution                   |          |                                     |   | 24  | bits  |

#### Electrical Characteristics—16-/24-Bit $\Delta$ - $\Sigma$ ADC with PGA (continued)

(AVDD = +3.3V, REFP - REFN = AVDD,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $T_A = +25^{\circ}\text{C}$  for typical specifications, unless otherwise noted. Limits are 100% production tested at  $T_A = +25^{\circ}\text{C}$ . Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

| PARAMETER             | SYMBOL | CONDITIONS   | MIN | TYP   | MAX | UNITS |
|-----------------------|--------|--|-----|---|-----|-------|
|                       |        | 50Hz/60Hz FIR filter, single-cycle conversions   |     | 1, 2, 4,<br>8, 16   |     |       |
|                       |        | 50Hz FIR filter, single-cycle conversions  |     | 1.3, 2.5,<br>5, 10,<br>20, 35.6   |     |       |
| Data Rate             |        | 60Hz FIR filter, single-cycle conversions  |     | 1.3, 2.5.<br>5, 10,<br>20, 36.5   |     |       |
|                       |        | SINC4 filter, single-cycle conversions   |     | 1, 2.5, 5,<br>10, 15,<br>30, 60,<br>120,<br>240,<br>480,<br>960,<br>1920            |     |       |
|                       |        | SINC4 filter, continuous conversions   |     | 4, 10,<br>20, 40,<br>60, 120,<br>240,<br>480,<br>960,<br>1920,<br>3840,<br>7680     |     | sps   |
|                       |        | SINC4 filter, duty cycle conversions   |     | 0.25,<br>0.63,<br>1.25,<br>2.5,<br>3.75,<br>7.7, 15,<br>30, 60,<br>120,<br>240, 480 |     |       |
| Data Rate Tolerance   |        | Determined by internal clock accuracy  | -6  |   | 6   | %     |
| Integral Nonlinearity |        | Differential input, reference buffer<br>enabled, PGA = 1, tested at 16sps,<br>measured at +25°C, AVDD = 3.3V   | -12 | +2  | +12 |       |
| (Note 2)              | INL    | Differential input, PGA = 2 to 16  |     | 6   |     | ppmFS |
|                       |        | Differential input, PGA = 32 to 64   | 11  |   |     |       |
|                       |        | Differential input, PGA = 128  | 15  |   |     |       |
| Offset Error          |        | Referred to modulator input. After self and system calibration; V <sub>REFP</sub> - V <sub>REFN</sub> = 2.5V, tested at 16sps, measured at AVDD = 3.3V | -25 | ±0.5  | +25 | μV    |
| Offset Error Drift    |        |  |     | ±50   |     | nV/°C |

#### Electrical Characteristics—16-/24-Bit $\Delta$ - $\Sigma$ ADC with PGA (continued)

(AVDD = +3.3V, REFP - REFN = AVDD,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $T_A = +25^{\circ}\text{C}$  for typical specifications, unless otherwise noted. Limits are 100% production tested at  $T_A = +25^{\circ}\text{C}$ . Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

| PARAMETER                                 | SYMBOL         | CONDITIONS  | MIN                       | TYP                                  | MAX           | UNITS             |  |
|---|----------------|---|---------------------------|--------------------------------------|---------------|-------------------|--|
| PGA Gain Settings                         |                |   |                           | 1, 2, 4,<br>8, 16,<br>32, 64,<br>128 |               |                   |  |
| Digital Gain Settings                     |                |   |                           | 2, 4                                 |               |                   |  |
| PGA Gain Error (Note 1)                   |                | No calibration  |                           | ±0.3                                 |               | %                 |  |
| r GA Gaill Elloi ( <u>Note 1</u> )        |                | Gain = 1, after calibration   | -0.012                    |                                      | +0.012        | 70                |  |
| PGA Gain Drift ( <u>Note 2</u> )          |                |   |                           | 32                                   |               | ppmFS/<br>°C      |  |
| Input Noise                               | V <sub>n</sub> | FIR50Hz/60Hz, 16.8sps, PGA = 128                                      |                           | 208                                  |               | nV <sub>RMS</sub> |  |
| Noise-Free Resolution                     | NFR            | FIR50Hz/60Hz, 16.8sps, PGA = 1  |                           | 17.3                                 |               | bits              |  |
|   |                | 50Hz/60Hz FIR filter, 50Hz ±1%, 16sps conversion, GBD                 |                           | 88                                   |               |                   |  |
|   |                | 50Hz/60Hz FIR filter, 60Hz ±1%, 16sps single-cycle conversion, GBD    |                           | 88                                   |               |                   |  |
| Normal Mode Rejection<br>(Internal Clock) | NMR            | 50Hz FIR filter, 50Hz ±1%, 35.6sps single-cycle conversion, GBD       |                           | 49                                   |               | dB                |  |
|   | NIVIIX         | 60Hz FIR filter, 60Hz ±1%, 35.6sps single-cycle conversion, GBD       |                           | 55.6                                 |               | ив                |  |
|   |                | SINC4 filter, 50Hz ±1%, 10sps single-<br>cycle conversion, GBD        |                           | 88                                   |               |                   |  |
|   |                | SINC4 filter, 60Hz ±1%, 10sps single-<br>cycle conversion, GBD        |                           | 91                                   |               |                   |  |
|   |                | 50Hz/60Hz FIR filter, 50Hz or 60Hz ±1%, 16sps single-cycle conversion |                           | 91                                   |               |                   |  |
|   |                | 50Hz FIR filter, 50Hz ±1%, 35.6sps single-cycle conversion            | 49.4                      |                                      |               |                   |  |
| Normal Mode Rejection (External Clock)    | NMR            | 60Hz FIR filter, 60Hz ±1%, 35.6sps single-cycle conversion            |                           | 55.6                                 |               |                   |  |
|   |                | SINC4 filter, 50Hz ±1%, 10sps single-cycle conversion                 |                           | 92.4                                 |               |                   |  |
|   |                | SINC4 filter, 60Hz ±1%, 10sps single-<br>cycle conversion             |                           | 92.6                                 |               |                   |  |
| Common-Mode                               | CMR            | DC rejection, any PGA gain  |                           | 100                                  |               |                   |  |
| Rejection                                 | CMR60          | 50Hz/60Hz rejection, PGA enabled                                      |                           | 104                                  |               | dB                |  |
| Power Supply Rejection                    | PSRRA          |   |                           | 94                                   |               | dB                |  |
| REFERENCE INPUTS                          |                |   |                           |                                      |               |                   |  |
| Reference Voltage<br>Range                |                | Reference buffer(s) disabled  | V <sub>SSA</sub> -<br>30m |                                      | AVDD +<br>30m | V                 |  |
|   |                | Reference buffer(s) enabled   | V <sub>SSA</sub> + 0.1    |                                      | AVDD -<br>0.1 | v                 |  |
| Reference Voltage Input                   |                | V <sub>REF</sub> = V <sub>REFP</sub> - V <sub>REFN</sub>              | 0.75                      | 2.5                                  | AVDD          | V                 |  |

#### Electrical Characteristics—16-/24-Bit $\Delta$ - $\Sigma$ ADC with PGA (continued)

(AVDD = +3.3V, REFP - REFN = AVDD,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $T_A = +25^{\circ}\text{C}$  for typical specifications, unless otherwise noted. Limits are 100% production tested at  $T_A = +25^{\circ}\text{C}$ . Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

| PARAMETER                                     | SYMBOL         | CONDITIONS  | MIN  | TYP  | MAX           | UNITS            |  |
|---|----------------|---|------|--|---------------|------------------|--|
| Reference Input Current                       |                | Reference buffer disabled   |      | 2.1  |               | μA/V             |  |
| Reference input ourient                       |                | Reference buffer enabled  | -200 | 61   | +200          | nA               |  |
| Reference Input<br>Capacitance                |                | Reference buffers disabled  |      | 15   |               | pF               |  |
| MATCHED CURRENT SC                            | URCES          |   | _    |  |               |                  |  |
| Matched Current Source<br>Outputs             | IDAC           |   |      | 10, 50,<br>75, 100,<br>125,<br>150,<br>175,<br>200,<br>225,<br>250,<br>300,<br>400,<br>600,<br>800,<br>1200,<br>1600 |               | μА               |  |
| Current Source Output<br>Voltage Compliance   |                | IDAC ≤ 250μA  | 0    |  | AVDD -<br>0.7 | V                |  |
|   |                | IDAC = 1.6mA  | 0    |  | AVDD -<br>1.2 | , and the second |  |
| Initial Tolerance                             |                | T <sub>A</sub> = +25°C, GBD   | -5   | ±1   | +5            | %                |  |
| Temperature Drift                             |                | Each IDAC   |      | ±50  |               | ppm/°C           |  |
| Current Matching                              |                | Between IDACs   |      | ±0.1   |               | %                |  |
| Temperature Drift Matching                    |                | Between IDACs   |      | 10   |               | ppm/°C           |  |
| Current Source Output<br>Noise                | I <sub>N</sub> | Output current = 250µA. SINC4 filter, 60sps continuous. Noise is referred to input. |      | 0.47   |               | pA rms           |  |
| V <sub>BIAS</sub> OUTPUTS                     |                |   | _    |  |               |                  |  |
| V <sub>BIAS</sub> Voltage                     |                |   |      | AVDD/2   |               | V                |  |
| V <sub>BIAS</sub> Voltage Output<br>Impedance |                |   |      | 125k<br>(active),<br>20k<br>(passive)<br>, 125k<br>(passive)   |               | Ω                |  |
| SYSTEM TIMING                                 |                |   |      |  |               |                  |  |
| Power-On Wake-Up<br>Time                      |                | From AVDD > V <sub>POR</sub>  |      | 240  |               | μs               |  |
|   |                | C <sub>FILTER</sub> = 0   |      | 0.25   |               |                  |  |
| PGA Power-Up Time                             |                | C <sub>FILTER</sub> = 20nF  |      | 2  |               | ms               |  |
|   |                | C <sub>FILTER</sub> = 100nF   |      | 10   |               |                  |  |

#### Electrical Characteristics—16-/24-Bit $\Delta$ - $\Sigma$ ADC with PGA (continued)

(AVDD = +3.3V, REFP - REFN = AVDD,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $T_A = +25^{\circ}\text{C}$  for typical specifications, unless otherwise noted. Limits are 100% production tested at  $T_A = +25^{\circ}\text{C}$ . Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

| PARAMETER  | SYMBOL | CONDITIONS  | MIN | TYP  | MAX | UNITS |
|--|--------|---|-----|------|-----|-------|
|  |        | After changing gain settings to Gain = 1, C <sub>FILTER</sub> = 0                 |     | 0.25 |     |       |
| PGA Settling Time  |        | After changing gain settings to Gain = 1, C <sub>FILTER</sub> = 100nF             |     | 10   |     | ms    |
|  |        | After changing gain settings to Gain = 128, C <sub>FILTER</sub> = 0               |     | 2    |     |       |
| Input Multiplexer Power-<br>Up Time                      |        | Settled to 21 bits with 10pF load   |     | 2    |     | μs    |
| Input Multiplexer<br>Channel-to-Channel<br>Settling Time |        | Settled to 21 bits with 2kΩ external source resistor                              |     | 2    |     | μs    |
|  |        | Active generator; settled within 1% of final value; C <sub>LOAD</sub> = 1µF       |     | 10   |     |       |
| V <sub>BIAS</sub> Power-Up Time                          |        | 125K passive generator; settled within 1% of final value; C <sub>LOAD</sub> = 1µF |     | 575  |     | ms    |
|  |        | 20K passive generator; settled within 1% of final value; C <sub>LOAD</sub> = 1μF  |     | 90   |     |       |
|  |        | Active generator; settled within 1% of final value; C <sub>LOAD</sub> = 1µF       |     | 10   |     |       |
| V <sub>BIAS</sub> Settling Time                          |        | 125K passive generator; settled within 1% of final value; C <sub>LOAD</sub> = 1µF |     | 605  |     | ms    |
|  |        | 20K passive generator; settled within 1% of final value; C <sub>LOAD</sub> = 1μF  |     | 100  |     |       |
| Matched Current Source<br>Startup Time                   |        |   |     | 110  |     | μs    |
| Matched Current Source<br>Settling Time                  |        |   |     | 12.5 |     | μs    |

#### Electrical Characteristics—16-/24-Bit $\Delta$ - $\Sigma$ ADC with PGA (continued)

(AVDD = +3.3V, REFP - REFN = AVDD,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $T_A = +25^{\circ}\text{C}$  for typical specifications, unless otherwise noted. Limits are 100% production tested at  $T_A = +25^{\circ}\text{C}$ . Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

| PARAMETER           | SYMBOL | COND   | ITIONS   | MIN TYP | MAX | UNITS |
|---------------------|--------|--|--|---------|-----|-------|
| POWER SPECIFICATION | NS     |  |  |         |     |       |
| AVDD Current        |        |  | Bypass mode, IDAC, V <sub>BIAS</sub> sources off, AVDD = V <sub>REF</sub> = V <sub>IN</sub> = 3.3V, SINC4 filter, continuous conversions at 60sps                      | 92      |     |       |
|                     |        | ADC0 only  | Buffered mode, IDAC, V <sub>BIAS</sub> sources off, AVDD = V <sub>REF</sub> = V <sub>IN</sub> = 3.3V, SINC4 filter, continuous conversions at 60sps                    | 193.7   |     |       |
|                     |        |  | PGA enabled,<br>IDAC, V <sub>BIAS</sub><br>sources off, AVDD<br>= V <sub>REF</sub> = V <sub>IN</sub> =<br>3.3V, SINC4 filter,<br>continuous<br>conversions at<br>60sps | 292.4   |     | μA    |
|                     |        | Bypass mode,<br>IDAC, V <sub>BIAS</sub><br>sources off, AVDD<br>= V <sub>REF</sub> = V <sub>IN</sub> =<br>3.3V, SINC4 filter,<br>continuous<br>conversions at<br>60sps | 167  |         |     |       |
|                     |        | ADC1. ADC0 must<br>be enabled in<br>Standby mode.  | Buffered mode, IDAC, V <sub>BIAS</sub> sources off, AVDD = V <sub>REF</sub> = V <sub>IN</sub> = 3.3V, SINC4 filter, continuous conversions at 60sps                    | 193.7   |     |       |
|                     |        |  | PGA enabled,<br>IDAC, V <sub>BIAS</sub><br>sources off, AVDD<br>= V <sub>REF</sub> = V <sub>IN</sub> =<br>3.3V, SINC4 filter,<br>continuous<br>conversions at<br>60sps | 292.4   |     |       |

#### Electrical Characteristics—16-/24-Bit $\Delta$ - $\Sigma$ ADC with PGA (continued)

(AVDD = +3.3V, REFP - REFN = AVDD,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $T_A = +25^{\circ}\text{C}$  for typical specifications, unless otherwise noted. Limits are 100% production tested at  $T_A = +25^{\circ}\text{C}$ . Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

| PARAMETER                     | SYMBOL  | COND   | ITIONS   | MIN TYP | MAX | UNITS |
|-------------------------------|---|--|--|---------|-----|-------|
| AVDD Duty Cycle<br>Power Mode |   |  | Bypass mode,<br>IDAC, V <sub>BIAS</sub><br>sources off, AVDD<br>= V <sub>REF</sub> = V <sub>IN</sub> =<br>3.3V, SINC4 filter,<br>continuous<br>conversions at<br>15sps | 74      |     |       |
|                               |   | ADC0 only  | Buffered mode, IDAC, V <sub>BIAS</sub> sources off, AVDD = V <sub>REF</sub> = V <sub>IN</sub> = 3.3V, SINC4 filter, continuous conversions at 15sps                    | 89.1    |     |       |
|                               |   |  | PGA enabled,<br>IDAC, V <sub>BIAS</sub><br>sources off, AVDD<br>= V <sub>REF</sub> = V <sub>IN</sub> =<br>3.3V, SINC4 filter,<br>continuous<br>conversions at<br>15sps | 195.7   |     | μA    |
|                               | ADC1. ADC0 must<br>be enabled in<br>Standby mode. |  | Bypass mode,<br>IDAC, V <sub>BIAS</sub><br>sources off, AVDD<br>= V <sub>REF</sub> = V <sub>IN</sub> =<br>3.3V, SINC4 filter,<br>continuous<br>conversions at<br>15sps | 74      |     | μΑ    |
|                               |   | Buffered mode, IDAC, V <sub>BIAS</sub> sources off, AVDD = V <sub>REF</sub> = V <sub>IN</sub> = 3.3V, SINC4 filter, continuous conversions at 15sps                    | 89.1   |         |     |       |
|                               |   | PGA enabled,<br>IDAC, V <sub>BIAS</sub><br>sources off, AVDD<br>= V <sub>REF</sub> = V <sub>IN</sub> =<br>3.3V, SINC4 filter,<br>continuous<br>conversions at<br>15sps | 195.7  |         |     |       |

#### **Electrical Characteristics—12-Bit DAC**

(AVDD = 3.3V,  $R_L$  = 10kΩ and  $C_L$  = 100pF,  $T_A$  =  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.  $T_A$  = +25°C for typical specifications, unless otherwise noted. VREF = 1.5V. Limits are 100% production tested at  $T_A$  = +25°C. Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

| PARAMETER                 | SYMBOL             | CO                      | NDITIONS  | MIN                                  | TYP  | MAX                            | UNITS                   |
|---------------------------|--------------------|-------------------------|---|--------------------------------------|------|--------------------------------|-------------------------|
| Resolution                | DAC <sub>R</sub>   |                         |   | 12                                   |      |                                | bits                    |
| Differential Nonlinearity | DNL                | Power mode = 2<br>GBD   | Power mode = 2 or 3, noise filter enabled GBD                                     |                                      |      |                                | LSB                     |
| Integral Nonlinearity     | INL                | Power mode = 2<br>GBD   | or 3, noise filter enabled  |                                      | ±1   |                                | LSB                     |
| Offset Error              | EO                 | Measured at AVE         | DD = 3.3V   |                                      | ±1   |                                | mV                      |
| Output Voltage Range      | Vo                 | Min code to max         | code, GBD   | V <sub>SSA</sub> +<br>E <sub>O</sub> |      | AVDD -<br>0.5 + E <sub>G</sub> | V                       |
|                           |                    | Power mode = 3          |   |                                      | 6.1  |                                |                         |
| Output Impedance          |                    | Power mode = 2          | ### Wer mode = 2 or 3, noise filter enabled ### ### ### ### ### ### ### ### ### # |                                      |      | k0                             |                         |
| Output Impedance          |                    | Power mode = 1          |   |                                      | 16.3 |                                | K12                     |
|                           |                    | Power mode = 0          |   |                                      | 97.7 |                                |                         |
| Voltage Output Settling   |                    |                         |   |                                      | 4    |                                | ma                      |
| Time                      | tsfs               |                         |   |                                      | 0.03 |                                |                         |
| Olitalia Estatua          |                    | Power mode = 0,         | 1, or 2   |                                      | 12   |                                |                         |
| Glitch Energy             |                    | Power mode = 3,         | code 000h to A50h   |                                      | 12   |                                | v x ns                  |
|                           |                    |                         | Power mode = 3  |                                      | 680  |                                |                         |
|                           |                    | Static,                 | Power mode = 2  |                                      | 570  |                                | LSB mV AVDD -           |
|                           |                    | V <sub>REF</sub> = 2.5V | Power mode = 1  |                                      | 458  |                                |                         |
|                           |                    |                         | Power mode = 0  |                                      | 347  |                                |                         |
|                           |                    |                         | Power mode = 3  |                                      | 601  |                                |                         |
|                           |                    | Static,                 | Power mode = 2  |                                      | 509  |                                |                         |
|                           |                    | $V_{REF} = 2.0V$        | Power mode = 1  |                                      | 418  |                                | μΑ                      |
| Active Current            |                    |                         | Power mode = 0  |                                      | 327  |                                |                         |
| Active Current            | I <sub>DAC12</sub> |                         | Power mode = 3  |                                      | 497  |                                | μΑ                      |
|                           |                    | Static,                 | Power mode = 2  |                                      | 431  |                                |                         |
|                           |                    | V <sub>REF</sub> = 1.5V | Power mode = 1  |                                      | 364  |                                |                         |
|                           |                    |                         | Power mode = 0  |                                      | 297  |                                |                         |
|                           |                    |                         | Power mode = 3  |                                      | 407  |                                |                         |
|                           |                    | Static,                 | Power mode = 2  |                                      | 361  |                                | V<br>kΩ<br>ms<br>V x ns |
|                           |                    | V <sub>REF</sub> = 1.0V | Power mode = 1  |                                      | 304  |                                |                         |
|                           |                    |                         | Power mode = 0  |                                      | 284  |                                |                         |
| Power-On Time             |                    | Excluding referen       | Excluding reference   |                                      |      |                                | μs                      |

#### **Electrical Characteristics—Internal Voltage Reference**

(AVDD = 3.3V,  $T_A = T_{MIN}$  to  $T_{MAX}$  unless otherwise noted. Internal Reference mode,  $4.7\mu F$  at INT\_REF;  $V_{REF} = 1.5V$ .  $T_A = +25^{\circ}C$  for typical specifications, unless otherwise noted. Limits are 100% production tested at  $T_A = +25^{\circ}C$ . Limits over the operating temperature range are guaranteed by design and characterization. Specifications marked GBD are guaranteed by design and not production tested.)

| PARAMETER                                     | SYMBOL               | COND   | ITIONS         | MIN                           | TYP   | MAX    | UNITS |
|---|----------------------|--|----------------|-------------------------------|-------|--------|-------|
|   |                      |  | INT_REF 1.024V |                               | 1.024 |        |       |
| Output Voltage at                             | V                    | T. = 125°C   | INT_REF 1.50V  |                               | 1.500 |        | V     |
| INT_REF                                       | V <sub>INT_REF</sub> | T <sub>A</sub> = +25°C                                   | INT_REF 2.048V |                               | 2.048 |        | ] v   |
|   |                      |  | INT_REF 2.50V  |                               | 2.500 |        |       |
| Internal Reference<br>Temperature Coefficient | T <sub>CREF</sub>    | $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$      |                | ±50                           |       | ppm/°C |       |
| Turn-On Time                                  | t <sub>ON</sub>      | GBD  |                | 0.1 +<br>(INT_VR<br>EF x 1.8) |       | ms     |       |
| Leakage Current with INT_REF Output Disabled  | I <sub>INT_REF</sub> | GBD  |                | 15                            | 50    | nA     |       |
| INT_REF Line<br>Regulation                    |                      |  |                |                               | ±50   |        | μV/V  |
| INT_REF Load<br>Regulation                    | INT_Load             | I <sub>SOURCE</sub> = 0 to 500μA, T <sub>A</sub> = +25°C |                |                               | 10    |        | μV/V  |
| Reference Supply<br>Current                   |                      | Measured at VREF = 2.5V Buffer enabled                   |                |                               | 218   |        | μА    |

#### **Electrical Characteristics—SPI**

(Timing specifications are guaranteed by design and not production tested.)

| PARAMETER                                       | SYMBOL                              | CONDITIONS  | MIN                 | TYP                 | MAX | UNITS |
|---|-------------------------------------|---|---------------------|---------------------|-----|-------|
| MASTER MODE                                     |                                     |   | ·                   |                     |     |       |
| SPI Master Operating Frequency                  | fMCK                                | f <sub>SYS_CLK</sub> = 100MHz,<br>f <sub>MCK(MAX)</sub> = f <sub>SYS_CLK</sub> /2 |                     |                     | 50  | MHz   |
| SPI Master SCK Period                           | tMCK                                |   |                     | 1/f <sub>MCK</sub>  |     | ns    |
| SCK Output Pulse-<br>Width High/Low             | t <sub>MCH</sub> , t <sub>MCL</sub> |   | t <sub>MCK</sub> /2 |                     |     | ns    |
| MOSI Output Hold Time<br>After SCK Sample Edge  | tмон                                |   | t <sub>MCK</sub> /2 |                     |     | ns    |
| MOSI Output Valid to<br>Sample Edge             | t <sub>MOV</sub>                    |   | t <sub>MCK</sub> /2 |                     |     | ns    |
| MOSI Output Hold Time<br>After SCK Low Idle     | t <sub>MLH</sub>                    |   |                     | t <sub>MCK</sub> /2 |     | ns    |
| MISO Input Valid to<br>SCK Sample Edge<br>Setup | t <sub>MIS</sub>                    |   |                     | 5                   |     | ns    |
| MISO Input to SCK<br>Sample Edge Hold           | t <sub>MIH</sub>                    |   |                     | t <sub>MCK</sub> /2 |     | ns    |
| SLAVE MODE                                      |                                     |   |                     |                     |     |       |
| SPI Slave Operating Frequency                   | fsck                                |   |                     |                     | 50  | MHz   |

### **Electrical Characteristics—SPI (continued)**

(Timing specifications are guaranteed by design and not production tested.)

| PARAMETER  | SYMBOL                              | CONDITIONS | MIN TYP MAX         | UNITS |
|--|-------------------------------------|------------|---------------------|-------|
| SPI Slave SCK Period                                     | tsck                                |            | 1/f <sub>SCK</sub>  | ns    |
| SCK Input Pulse-Width High/Low                           | t <sub>SCH</sub> , t <sub>SCL</sub> |            | t <sub>SCK</sub> /2 |       |
| SSx Active to First Shift Edge                           | t <sub>SSE</sub>                    |            | 10                  | ns    |
| MOSI Input to SCK<br>Sample Edge Rise/Fall<br>Setup      | t <sub>SIS</sub>                    |            | 5                   | ns    |
| MOSI Input from SCK<br>Sample Edge Transition<br>Hold    | tsін                                |            | 1                   | ns    |
| MISO Output Valid After<br>SCLK Shift Edge<br>Transition | tsov                                |            | 5                   | ns    |
| SCK Inactive to SSx Inactive                             | t <sub>SSD</sub>                    |            | 10                  | ns    |
| SSx Inactive Time  | tssh                                |            | 1/f <sub>SCK</sub>  | μs    |
| MISO Hold Time After<br>SSx Deassertion                  | tslh                                |            | 10                  | ns    |

## Electrical Characteristics—I<sup>2</sup>C

(Timing specifications are guaranteed by design and not production tested.)

| PARAMETER                                     | SYMBOL              | CONDITIONS   | MIN | TYP | MAX | UNITS |
|---|---------------------|--|-----|-----|-----|-------|
| STANDARD MODE                                 |                     |  | 1   |     |     | •     |
| Output Fall Time                              | t <sub>OF</sub>     | Standard mode, from V <sub>IH(MIN)</sub> to V <sub>IL(MAX)</sub> |     | 150 |     | ns    |
| SCL Clock Frequency                           | f <sub>SCL</sub>    |  | 0   |     | 100 | kHz   |
| Low Period SCL Clock                          | t <sub>LOW</sub>    |  | 4.7 |     |     | μs    |
| High Time SCL Clock                           | tHIGH               |  | 4.0 |     |     | μs    |
| Setup Time for<br>Repeated Start<br>Condition | tsu;sta             |  | 4.7 |     |     | μs    |
| Hold Time for Repeated Start Condition        | t <sub>HD;STA</sub> |  | 4.0 |     |     | μs    |
| Data Setup Time                               | t <sub>SU;DAT</sub> |  |     | 300 |     | ns    |
| Data Hold Time                                | t <sub>HD;DAT</sub> |  |     | 10  |     | ns    |
| Rise Time for SDA and SCL                     | t <sub>R</sub>      |  |     | 800 |     | ns    |
| Fall Time for SDA and SCL                     | t <sub>F</sub>      |  |     | 200 |     | ns    |
| Setup Time for a Stop<br>Condition            | tsu;sто             |  | 4.0 |     |     | μs    |

## Electrical Characteristics—I<sup>2</sup>C (continued)

(Timing specifications are guaranteed by design and not production tested.)

| PARAMETER  | SYMBOL              | CONDITIONS  | MIN  | TYP | MAX  | UNITS |
|--|---------------------|---|------|-----|------|-------|
| Bus Free Time Between<br>a Stop and Start<br>Condition | t <sub>BUS</sub>    |   | 4.7  |     |      | μs    |
| Data Valid Time  | t <sub>VD;DAT</sub> |   | 3.45 |     |      | μs    |
| Data Valid Acknowledge<br>Time                         | t <sub>VD;ACK</sub> |   | 3.45 |     |      | μs    |
| FAST MODE  |                     |   |      |     |      |       |
| Output Fall Time                                       | t <sub>OF</sub>     | From V <sub>IH(MIN)</sub> to V <sub>IL(MAX)</sub> |      | 150 |      | ns    |
| Pulse Width Suppressed by Input Filter                 | t <sub>SP</sub>     |   |      | 75  |      | ns    |
| SCL Clock Frequency                                    | f <sub>SCL</sub>    |   | 0    |     | 400  | kHz   |
| Low Period SCL Clock                                   | $t_{LOW}$           |   | 1.3  |     |      | μs    |
| High Time SCL Clock                                    | t <sub>HIGH</sub>   |   | 0.6  |     |      | μs    |
| Setup Time for<br>Repeated Start<br>Condition          | t <sub>SU;STA</sub> |   | 0.6  |     |      | μs    |
| Hold Time for Repeated Start Condition                 | t <sub>HD;STA</sub> |   | 0.6  |     |      | μs    |
| Data Setup Time  | t <sub>SU;DAT</sub> |   |      | 125 |      | ns    |
| Data Hold Time   | t <sub>HD;DAT</sub> |   |      | 10  |      | ns    |
| Rise Time for SDA and SCL                              | t <sub>R</sub>      |   |      | 30  |      | ns    |
| Fall Time for SDA and SCL                              | t <sub>F</sub>      |   |      | 30  |      | ns    |
| Setup Time for a Stop<br>Condition                     | tsu;sto             |   | 0.6  |     |      | μs    |
| Bus Free Time Between<br>a Stop and Start<br>Condition | t <sub>BUS</sub>    |   | 1.3  |     |      | μs    |
| Data Valid Time  | t <sub>VD;DAT</sub> |   | 0.9  |     |      | μs    |
| Data Valid Acknowledge<br>Time                         | t <sub>VD;ACK</sub> |   | 0.9  |     |      | μs    |
| FAST MODE PLUS   |                     | _   |      |     |      |       |
| Output Fall Time                                       | t <sub>OF</sub>     | From V <sub>IH(MIN)</sub> to V <sub>IL(MAX)</sub> |      | 80  |      | ns    |
| Pulse Width Suppressed by Input Filter                 | t <sub>SP</sub>     |   |      | 75  |      | ns    |
| SCL Clock Frequency                                    | f <sub>SCL</sub>    |   | 0    |     | 1000 | kHz   |
| Low Period SCL Clock                                   | t <sub>LOW</sub>    |   | 0.5  |     |      | μs    |
| High Time SCL Clock                                    | tHIGH               |   | 0.26 |     |      | μs    |
| Setup Time for<br>Repeated Start<br>Condition          | t <sub>SU;STA</sub> |   | 0.26 |     |      | μs    |
| Hold Time for Repeated Start Condition                 | t <sub>HD;STA</sub> |   | 0.26 |     |      | μs    |

### Electrical Characteristics—I<sup>2</sup>C (continued)

(Timing specifications are guaranteed by design and not production tested.)

| PARAMETER  | SYMBOL              | CONDITIONS | MIN  | TYP | MAX | UNITS |
|--|---------------------|------------|------|-----|-----|-------|
| Data Setup Time  | t <sub>SU;DAT</sub> |            |      | 50  |     | ns    |
| Data Hold Time   | t <sub>HD;DAT</sub> |            |      | 10  |     | ns    |
| Rise Time for SDA and SCL                              | t <sub>R</sub>      |            |      | 50  |     | ns    |
| Fall Time for SDA and SCL                              | t <sub>F</sub>      |            |      | 30  |     | ns    |
| Setup Time for a Stop<br>Condition                     | tsu;sto             |            | 0.26 |     |     | μs    |
| Bus Free Time Between<br>a Stop and Start<br>Condition | t <sub>BUS</sub>    |            | 0.5  |     |     | μs    |
| Data Valid Time  | t <sub>VD;DAT</sub> |            | 0.45 |     |     | μs    |
| Data Valid Acknowledge<br>Time                         | t <sub>VD;ACK</sub> |            | 0.45 |     |     | μs    |

## Electrical Characteristics—I<sup>2</sup>S

(Timing specifications are guaranteed by design and not production tested.)

| PARAMETER                             | SYMBOL               | CONDITIONS            | MIN                         | TYP | MAX | UNITS                |
|---------------------------------------|----------------------|-----------------------|-----------------------------|-----|-----|----------------------|
| Bit Clock Frequency                   | f <sub>BCLKS</sub>   | 96kHz LRCLK frequency | 96kHz LRCLK frequency 3.072 |     |     |                      |
| Bit Clock Period                      | t <sub>BCLKS</sub>   |                       | 1/f <sub>BCLKS</sub>        |     |     | ns                   |
| BCLK High Time                        | twbclkhs             |                       |                             | 0.5 |     | 1/f <sub>BCLKS</sub> |
| BCLK Low Time                         | twbclkls             |                       |                             | 0.5 |     | 1/f <sub>BCLKS</sub> |
| LRCLK Setup Time                      | tLRCLK_BCLKS         |                       |                             | 25  |     | ns                   |
| Delay Time, BCLK to SD (Output) Valid | tBCLK_SDOS           |                       |                             | 12  |     | ns                   |
| Setup Time for SD (Input)             | tsu_sdis             |                       |                             | 6   |     | ns                   |
| Hold Time SD (Input)                  | t <sub>HD_SDIS</sub> | 3                     |                             |     | ns  |                      |

#### **Electrical Characteristics—1-Wire Master**

(Timing specifications are guaranteed by design and not production tested.)

| PARAMETER                 | SYMBOL           | CONDITIONS               | MIN | TYP | MAX | UNITS |
|---------------------------|------------------|--------------------------|-----|-----|-----|-------|
| Write 0 Low Time          | 4                | Standard                 |     | 60  |     |       |
|                           | t <sub>W0L</sub> | Overdrive                |     | 8   |     | μs    |
|                           |                  | Standard                 |     | 6   |     |       |
| Write 1 Low Time          | t <sub>W1L</sub> | Standard, Long Line mode |     | 8   |     | μs    |
|                           |                  | Overdrive                |     | 1   |     |       |
|                           |                  | Standard                 |     | 70  |     |       |
| Presence Detect<br>Sample | t <sub>MSP</sub> | Standard, Long Line mode |     | 85  |     | μs    |
|                           |                  | Overdrive                |     | 9   |     |       |

#### **Electrical Characteristics—1-Wire Master (continued)**

(Timing specifications are guaranteed by design and not production tested.)

| PARAMETER       | SYMBOL            | CONDITIONS               | MIN TYP MAX | UNITS |
|-----------------|-------------------|--------------------------|-------------|-------|
|                 |                   | Standard                 | 15          |       |
| Read Data Value | t <sub>MSR</sub>  | Standard, Long Line mode | 24          | μs    |
|                 |                   | Overdrive                | 3           |       |
| Recovery Time   |                   | Standard                 | 10          |       |
|                 | t <sub>REC0</sub> | Standard, Long Line mode | 20          | μs    |
|                 |                   | Overdrive                | 4           |       |
| Dood Time High  | <b>4</b>          | Standard                 | 480         |       |
| Reset Time High | t <sub>RSTH</sub> | Overdrive                | 58          | – µs  |
| Reset Time Low  | 4                 | Standard                 | 600         |       |
| Reset Time Low  | t <sub>RSTL</sub> | Overdrive                | 70          | μs    |
| Time Clet       | 4                 | Standard                 | 70          |       |
| Time Slot       | <sup>t</sup> SLOT | Overdrive                | 12          | μs    |

Note 1: Gain error does not include zero-scale errors. It is calculated as (full-scale error - offset error).

Note 2: ppmFS is parts per million of full scale.




Figure 1. SPI Master Mode Timing Diagram




Figure 2. SPI Slave Mode Timing Diagram




Figure 3. I<sup>2</sup>C Timing Diagram




Figure 4. I<sup>2</sup>S Timing Diagram





Figure 5. 1-Wire Master Data Timing Diagram

### **Pin Configuration**



## **Pin Descriptions**

|       |                      |                                | FUNCTIO                 | N MODE                  |                         |   |
|-------|----------------------|--------------------------------|-------------------------|-------------------------|-------------------------|---|
| PIN   | NAME                 | Primary<br>Signal<br>(Default) | Alternate<br>Function 1 | Alternate<br>Function 2 | Alternate<br>Function 4 | FUNCTION  |
| POWER | R (See the App       | lications Inform               | nation section f        | or bypass capa          | citor recommer          | ndations.)  |
| 74    | V <sub>REGI</sub>    | _                              | _                       | _                       | _                       | Battery Power Supply for the SIMO Switch-Mode Power Supply (SMPS). Bypass device pin C9 with 2 x 47µF capacitors placed as close as possible to the device pin C9 and V <sub>SSPWR</sub> pins for applications using a coin cell as the battery. See the <i>Bypass Capacitors</i> section for more information. If power to the device is cycled, the voltage applied to this device pin must reach V <sub>REGI</sub> (rising). |
| 84    | BLE_LDO_<br>IN       | _                              |                         | _                       | _                       | Bluetooth LDO Input. Bypass BLE_LDO_IN with a 100nF capacitor to V <sub>SS</sub> placed as close as possible to the BLE_LDO_IN device pin.  |
| 82    | $V_{DDA}$            | _                              |                         | _                       | _                       | 1.8V Analog Power Supply  |
| 85    | V <sub>DDA_BB</sub>  | _                              | _                       | _                       | _                       | 1.8V Analog Power Supply for the Bluetooth Baseband   |
| 86    | V <sub>DDA_RF</sub>  | _                              | _                       | _                       | _                       | 1.8V Analog Power Supply for the Bluetooth Radio  |
| 5     | V <sub>COREA</sub>   | _                              |                         | _                       | _                       | Digital Core Supply Voltage A   |
| 72    | V <sub>COREB</sub>   | _                              | _                       |                         |                         | Digital Core Supply Voltage B   |
| 73    | V <sub>BST</sub>     | _                              | _                       | _                       | _                       | Boosted Supply Voltage for the Gate Drive of High-Side Switches. Bypass V <sub>BST</sub> to LXB with a 3.3nF capacitor.   |
| 78    | V <sub>REGO_</sub> A | _                              | _                       | _                       | _                       | Buck Converter A Voltage Output. Do not connect to external circuits. Bypass $V_{REGO\_A}$ with a $22\mu F$ capacitor to $V_{SS}$ placed as close as possible to the $V_{REGO\_A}$ device pin. This capacitor should be placed on the PCB trace between the $V_{REGO\_A}$ device pin and the $V_{DDA}$ device pin.  |
| 79    | V <sub>REGO_B</sub>  | _                              | _                       | _                       | _                       | Buck Converter B Voltage Output. Do not connect to external circuits. Bypass $V_{REGO\_B}$ with a 22µF capacitor to $V_{SS}$ placed as close as possible to the $V_{REGO\_B}$ device pin. This capacitor should be placed on the PCB trace between the $V_{REGO\_B}$ device pin and the closest $V_{COREB}$ device pin.   |

|                                |                     |                                | FUNCTIO                 | N MODE                  |                         |  |
|--------------------------------|---------------------|--------------------------------|-------------------------|-------------------------|-------------------------|--|
| PIN                            | NAME                | Primary<br>Signal<br>(Default) | Alternate<br>Function 1 | Alternate<br>Function 2 | Alternate<br>Function 4 | FUNCTION   |
| 81                             | V <sub>REGO_C</sub> | -                              | -                       | _                       | _                       | Buck Converter C Voltage Output. Do not connect to external circuits. Bypass $V_{REGO\_C}$ with a 22 $\mu$ F capacitor to $V_{SS}$ placed as close as possible to the $V_{REGO\_C}$ device pin. This capacitor should be placed on the PCB trace between the $V_{REGO\_C}$ device pin and the closest $V_{COREA}$ device pin.                      |
| 80                             | V <sub>REGO_D</sub> | _                              | _                       | _                       | _                       | Buck Converter D Voltage Output. Do not connect to external circuits. Bypass $V_{REGO\_D}$ with a 22 $\mu$ F capacitor to $V_{SS}$ placed as close as possible to the $V_{REGO\_D}$ device pin. This capacitor should be placed on the PCB trace between the $V_{REGO\_D}$ device pin and the BLE_LDO_IN device pin.                               |
| 7                              | V <sub>DDIO</sub>   | _                              | _                       | _                       | _                       | GPIO Supply Voltage. Bypass this pin to V <sub>SS</sub> with a 1.0µF capacitor placed as close as possible to the package.   |
| 6                              | V <sub>DDIOH</sub>  | _                              | _                       | _                       | _                       | GPIO Supply Voltage, High. V <sub>DDIOH</sub> ≥ V <sub>DDIO</sub> . Bypass this pin to V <sub>SS</sub> with a 1.0µF capacitor placed as close as possible to the package.  |
| EP1,<br>EP2,<br>EP3,<br>EP4, 4 | V <sub>SS</sub>     | _                              | _                       | _                       | _                       | Digital Ground/Exposed Pad. This must be connected to V <sub>SS</sub> . Refer to <u>Application</u> <u>Note 3273: Exposed Pads: A Brief Introduction</u> for additional information.   |
| 83                             | V <sub>SSA</sub>    | _                              | _                       | _                       | _                       | Analog Ground  |
| 1                              | V <sub>SSA_BB</sub> | _                              | _                       | _                       | _                       | Bluetooth Baseband Analog Ground   |
| 76                             | V <sub>SSPWR</sub>  | _                              | _                       | _                       | _                       | Ground for the SIMO SMPS. This device pin is the return path for the the V <sub>REGI</sub> device pins C6 and C9.  |
| 36                             | AVDD                | _                              | _                       | _                       | _                       | 3.0V Analog Power Supply   |
| 35                             | AGND                | _                              | _                       | _                       | _                       | Analog Ground for AVDD   |
| 87                             | GND_LNA             | _                              | _                       | _                       | _                       | Analog Ground  |
| 75                             | LXA                 | _                              | _                       | _                       | _                       | Switching Inductor Input A. Connect a 2.2µH inductor between LXA and LXB.  |
| 77                             | LXB                 | _                              | _                       | _                       | _                       | Switching Inductor Input B. Connect a 2.2µH inductor between LXA and LXB.  |
| RESET                          | AND CONTRO          | DL                             |                         |                         |                         |  |
| 67                             | RSTN                | _                              | _                       | _                       | _                       | Active-Low, External System Reset Input. The device remains in reset while this pin is in its active state. When the pin transitions to its inactive state, the device performs a POR reset (resetting all logic on all supplies except for real-time clock circuitry) and begins execution. This pin has an internal pullup to the VDDIOH supply. |

| PIN                               | NAME   | FUNCTION MODE                  |                         |                         |                         |  |
|-----------------------------------|--------|--------------------------------|-------------------------|-------------------------|-------------------------|--|
|                                   |        | Primary<br>Signal<br>(Default) | Alternate<br>Function 1 | Alternate<br>Function 2 | Alternate<br>Function 4 | FUNCTION   |
| CLOCK                             |        |                                |                         |                         |                         |  |
| 3                                 | HFXOUT | _                              | _                       | _                       | _                       | 32MHz Crystal Oscillator Output  |
| 2                                 | HFXIN  | _                              | _                       | _                       | _                       | 32MHz Crystal Oscillator Input. Connect a 32MHz crystal between HFXIN and HFXOUT for Bluetooth operation. Optionally, this pin can be configured as the input for an external CMOS-level clock source.   |
| ANTENNA OUTPUT                    |        |                                |                         |                         |                         |  |
| 88                                | ANT    | _                              | _                       | _                       | _                       | Antenna for Bluetooth Radio. Attach the single-ended, unbalanced Bluetooth radio antenna.  |
| 16-BIT TO 24-BIT Δ-Σ ADC WITH PGA |        |                                |                         |                         |                         |  |
| 44                                | REF0P  | _                              | _                       | _                       | _                       | Positive Differential Reference 0 Input. REF0P must be more positive than REF0N.   |
| 43                                | REF0N  | _                              | _                       | _                       | _                       | Negative Differential Reference 0 Input. REF0P must be more positive than REF0N.   |
| 27                                | REF1P  | _                              | _                       | _                       | _                       | Positive Differential Reference 1 Input.<br>REF1P must be more positive than<br>REF1N.   |
| 28                                | REF1N  | _                              | _                       | _                       | _                       | Negative Differential Reference 1 Input. REF1P must be more positive than REF1N.   |
| 25                                | CAP0P  | _                              | _                       | _                       | _                       | ADC0 PGA Positive Output. Connect 1nF capacitor across CAP0P and CAP0N.  |
| 26                                | CAP0N  | _                              | _                       | _                       | _                       | ADC0 PGA Negative Output. Connect 1nF capacitor across CAP0P and CAP0N.  |
| 46                                | CAP1P  | _                              | _                       | _                       | _                       | ADC1 PGA Positive Output. Connect 1nF capacitor across CAP1P and CAP1N.  |
| 45                                | CAP1N  | _                              | _                       | _                       | _                       | ADC1 PGA Negative Output. Connect 1nF capacitor across CAP1P and CAP1N.  |
| 29                                | AIN0   | _                              | _                       | _                       | _                       | Channel 0 Analog Input/Positive Differential Reference Input. When used as an analog input, may serve as either the positive or negative differential input. May also serve as current source output. When used as a reference input paired with AIN1, AIN0 must be more positive than AIN1. |

|     |      |                                | FUNCTIO                 | ON MODE                 |                         |  |
|-----|------|--------------------------------|-------------------------|-------------------------|-------------------------|--|
| PIN | NAME | Primary<br>Signal<br>(Default) | Alternate<br>Function 1 | Alternate<br>Function 2 | Alternate<br>Function 4 | FUNCTION   |
| 30  | AIN1 | _                              | _                       | _                       | _                       | Channel 1 Analog Input/Negative Differential Reference Input. When used as an analog input, may serve as either the positive or negative differential input. May also serve as current source output. When used as a reference input paired with AINO, AINO must be more positive than AIN1. |
| 31  | AIN2 | _                              | _                       | _                       | _                       | Channel 2 Analog Input. May serve as either the positive or negative differential input paired with any of the other AINx analog inputs. May also serve as current source output.  |
| 32  | AIN3 | _                              | _                       | _                       | _                       | Channel 3 Analog Input. May serve as either the positive or negative differential input paired with any of the other AlNx analog inputs. May also serve as current source output.  |
| 33  | AIN4 | _                              | _                       | _                       | _                       | Channel 4 Analog Input. May serve as either the positive or negative differential input paired with any of the other AlNx analog inputs. May also serve as current source output.  |
| 34  | AIN5 | _                              | _                       | _                       | _                       | Channel 5 Analog Input. May serve as either the positive or negative differential input paired with any of the other AINx analog inputs. May also serve as current source output.  |
| 37  | AIN6 | _                              | _                       | _                       | _                       | Channel 6 Analog Input. May serve as either the positive or negative differential input paired with any of the other AINx analog inputs. May also serve as current source output.  |
| 38  | AIN7 | _                              | _                       | _                       | _                       | Channel 7 Analog Input. May serve as either the positive or negative differential input paired with any of the other AINx analog inputs. May also serve as current source output.  |
| 39  | AIN8 | _                              | _                       | _                       | _                       | Channel 8 Analog Input. May serve as either the positive or negative differential input paired with any of the other AINx analog inputs. May also serve as current source output.  |
| 40  | AIN9 | _                              | _                       | _                       | _                       | Channel 9 Analog Input. May serve as either the positive or negative differential input paired with any of the other AINx analog inputs. May also serve as current source output.  |

|        |               |                                | FUNCTIO                 | N MODE                  |                         |  |
|--------|---------------|--------------------------------|-------------------------|-------------------------|-------------------------|--|
| PIN    | NAME          | Primary<br>Signal<br>(Default) | Alternate<br>Function 1 | Alternate<br>Function 2 | Alternate<br>Function 4 | FUNCTION   |
| 41     | AIN10         | _                              | _                       | 1                       | _                       | Channel 10 Analog Input. May serve as either the positive or negative differential input paired with any of the other AINx analog inputs. May also serve as current source output. |
| 42     | AIN11         | _                              | _                       | _                       | _                       | Channel 11 Analog Input. May serve as either the positive or negative differential input paired with any of the other AINx analog inputs. May also serve as current source output. |
| 12-BIT | DAC           |                                |                         |                         |                         |  |
| 48     | DAC12_O<br>UT | _                              | _                       |                         | _                       | 12-Bit DAC Analog Voltage Output   |
| INTERN | IAL REFEREN   | ICE                            |                         |                         |                         |  |
| 47     | INT_REF       | _                              | _                       | -                       | _                       | Internal Reference Output. This reference is used by the 12-bit DAC and the 16-bit to 24-bit ADC0/1. It must be bypassed to V <sub>SSA</sub> with a 4.7µF capacitor.               |
| GPIO A | ND ALTERNA    | TE FUNCTION                    |                         |                         |                         |  |
| 66     | P0.0          | P0.0                           | UART0A_RX               | _                       | <u> </u>                | UART0 Port Map A Receive   |
| 65     | P0.1          | P0.1                           | UART0A_TX               | _                       | _                       | UART0 Port Map A Transmit  |
| 64     | P0.2          | P0.2                           | TMR0A_IOA               | UART0B_CT<br>S          | 1                       | Timer 0 I/O 32 Bits or Lower 16 Bits Port Map A; UART0 Clear to Send Port Map B  |
| 63     | P0.3          | P0.3                           | EXT_CLK/<br>TMR0A_IOB   | _                       | _                       | External Clock for Use as SYS_OSC/<br>Timer 0 Port Map A I/O Upper 16 Bits;<br>UART0 Port Map B Request to Send  |
| 62     | P0.4          | P0.4                           | SPI0A_SS0               | TMR0B_IOA<br>N          | _                       | SPI0 Port Map A Slave Select 0; Timer 0<br>Port Map B I/O 32 Bits or Lower 16 Bits<br>Inverted Output  |
| 61     | P0.5          | P0.5                           | SPI0A_MOSI              | TMR0B_IOB<br>N          | _                       | SPI0 Port Map A Master-Out Slave-In/<br>Serial Data 0; Timer 0 Port Map B Upper<br>16 Bits Inverted Output   |
| 60     | P0.6          | P0.6                           | SPI0A_MISO              | OWM_IO                  | _                       | SPI0 Port Map A Master-In Slave-Out/<br>Serial Data 1; 1-Wire Master Data I/O  |
| 59     | P0.7          | P0.7                           | SPI0A_SCK               | OWM_PE                  | _                       | SPI0 Port Map A Clock; 1-Wire Master<br>Pullup Enable Output   |
| 58     | P0.8          | P0.8                           | SPI0A_SDIO<br>2         | TMR0B_IOA               | _                       | SPI0 Port Map A Data 2; Timer 0 Port<br>Map B I/O 32 Bits or Lower 16 Bits   |
| 57     | P0.9          | P0.9                           | SPI0A_SDIO<br>3         | TMR0B_IOB               | _                       | SPI0 Port Map A Data 3; Timer 0 Port<br>Map B I/O Upper 16 Bits  |
| 56     | P0.10         | P0.10                          | I2C0A_SCL               | SPI0B_SS2               | _                       | I2C0 Port Map A Clock; SPI0 Port Map B Slave Select 2  |
| 55     | P0.11         | P0.11                          | I2C0A_SDA               | SPI0B_SS1               | _                       | I2C0 Port Map A Serial Data; SPI0 Port<br>Map B Slave Select 1   |
| 54     | P0.12         | P0.12                          | UART1A_RX               | TMR1B_IOA<br>N          | _                       | UART1 Port Map A Receive; Timer 1 Port<br>Map B 32 Bits or Lower 16 Bits Inverted<br>Output  |

|     |       |                                | FUNCTIO                 | ON MODE                 |                         |   |
|-----|-------|--------------------------------|-------------------------|-------------------------|-------------------------|---|
| PIN | NAME  | Primary<br>Signal<br>(Default) | Alternate<br>Function 1 | Alternate<br>Function 2 | Alternate<br>Function 4 | FUNCTION  |
| 53  | P0.13 | P0.13                          | UART1A_TX               | TMR1B_IOB<br>N          | _                       | UART1 Port Map A Transmit; Timer 1<br>Port Map B Upper 16 Bits Inverted<br>Output                                   |
| 52  | P0.14 | P0.14                          | TMR1A_IOA               | UART1B_CT<br>S          | _                       | Timer 1 Port Map A I/O 32 Bits or Lower<br>16 Bits; UART1 Port Map B Clear to<br>Send                               |
| 51  | P0.15 | P0.15                          | TMR1A_IOB               | UART1B_RT<br>S          | _                       | Timer 1 I/O Port Map A Upper 16 Bits;<br>UART1 Port Map B Request to Send   |
| 50  | P0.16 | P0.16                          | I2C1A_SCL               | PT2                     | _                       | I2C1 Port Map A Clock; Pulse Train 2  |
| 49  | P0.17 | P0.17                          | I2C1A_SDA               | PT3                     | _                       | I2C1 Port Map A Serial Data; Pulse Train 3  |
| 21  | P0.24 | P0.24                          | SPI1A_SDIO<br>2         | TMR2B_IOA               | ADC0_RDY                | SPI1 Port Map A Data 2; Timer 2 I/O Port<br>Map B 32 Bits or Lower 16 Bits  |
| 20  | P0.25 | P0.25                          | SPI1A_SDIO<br>3         | TMR2B_IOB               | ADC1_RDY                | SPI1 Port Map A Data 3; Timer 2 I/O Port<br>Map B Upper 16 Bits   |
| 19  | P0.26 | P0.26                          | TMR2A_IOA               | SPI1B_SS1               | _                       | Timer 2 I/O Port Map A 32 Bits or Lower 16 Bits; SPI1 Port Map B Slave Select 1                                     |
| 18  | P0.27 | P0.27                          | TMR2A_IOB               | SPI1B_SS2               | _                       | Timer 2 I/O Port Map A Upper 16 Bits;<br>SPI1 Port Map B Slave Select 2   |
| 17  | P0.28 | P0.28                          | SWDIO                   | _                       | <del>_</del>            | Serial Wire Debug Data I/O  |
| 16  | P0.29 | P0.29                          | SWCLK                   | _                       | _                       | Serial Wire Debug Clock   |
| 15  | P1.0  | P1.0                           | UART2A_RX               | RV_TCK                  | _                       | UART2 Port Map A Receive; 32-Bit RISC-V Test Port Clock   |
| 14  | P1.1  | P1.1                           | UART2A_TX               | RV_TMS                  | _                       | UART2 Port Map A Transmit; 32-Bit<br>RISC-V Test Port Select  |
| 13  | P1.2  | P1.2                           | I2S0A_SCK               | RV_TDI                  | _                       | I2S0 Port Map A Bit Clock; 32-Bit RISC-V<br>Test Port Data Input  |
| 12  | P1.3  | P1.3                           | I2S0A_LRCL<br>K         | RV_TDO                  | _                       | I2S0 Port Map A Left/Right Clock; 32-Bit RISC-V Test Port Data Output   |
| 11  | P1.4  | P1.4                           | I2S0A_SDI               | TMR3B_IOA               | _                       | I2S0 Port Map A Serial Data Input; Timer 3 I/O Port Map B 32 Bits or Lower 16 Bits                                  |
| 10  | P1.5  | P1.5                           | I2S0A_SDO               | TMR3B_IOB               | _                       | I2S0 Port Map A Serial Data Output;<br>Timer 3 I/O Upper 16 Bits Port Map B   |
| 9   | P1.6  | P1.6                           | TMR3A_IOA               | BLE_ANT_C<br>TRL2       | _                       | Timer 3 I/O Port Map A 32 Bits or Lower 16 Bits; Bluetooth Antenna Control Line 2                                   |
| 8   | P1.7  | P1.7                           | TMR3A_IOB               | BLE_ANT_C<br>TRL3       | _                       | Timer 3 I/O Port Map A Upper 16 Bits;<br>Bluetooth Antenna Control Line 3   |
| 71  | P2.4  | P2.4                           | AIN12/<br>COMP2N        | LPTMR0B_IO<br>A         | _                       | 10-Bit Δ-Σ ADC Input 4/Comparator 2<br>Negative Input; Low-Power Timer 0 I/O<br>Port Map B 32 Bits or Lower 16 Bits |
| 70  | P2.5  | P2.5                           | AIN13/<br>COMP2P        | LPTMR1B_IO<br>A         | _                       | 10-Bit Δ-Σ ADC Input 5/Comparator 2<br>Positive Input; Low-Power Timer 1 I/O<br>Port Map B 32 Bits or Lower 16 Bits |

|       |              |                                | FUNCTIO                         | N MODE                  |                         |   |
|-------|--------------|--------------------------------|---------------------------------|-------------------------|-------------------------|---|
| PIN   | NAME         | Primary<br>Signal<br>(Default) | Alternate<br>Function 1         | Alternate<br>Function 2 | Alternate<br>Function 4 | FUNCTION  |
| 69    | P2.6         | P2.6                           | LPTMR0_CL<br>K/AIN14/<br>COMP3N | LPUARTB_R<br>X          | _                       | Low-Power Timer 0 External Clock Input/<br>10-Bit Δ-Σ ADC Input 6/Comparator 3<br>Negative Input; Low-Power UART 0 Port<br>Map B Receive  |
| 68    | P2.7         | P2.7                           | LPTMR1_CL<br>K/AIN15/<br>COMP3P | LPUARTB_T<br>X          | _                       | Low-Power Timer 1 External Clock Input/<br>10-Bit Δ-Σ ADC Input 7/Comparator 3<br>Positive Input; Low-Power UART 0 Port<br>Map B Transmit |
| DO NO | CONNECT      |                                |                                 |                         |                         |   |
| 23    | FSK_IN       | _                              | _                               | _                       | _                       | Do Not Connect. Internally connected. Do not make any electrical connection to this pin, including power supply grounds.                  |
| 24    | FSK_OUT      | _                              | _                               | _                       | _                       | Do Not Connect. Internally connected. Do not make any electrical connection to this pin, including power supply grounds.                  |
| 22    | HART_RE<br>F |                                | _                               | _                       | _                       | This pin must be connected to a 0.1µF capacitor.  |

## **Detailed Description**

The MAX32680 microcontroller (MCU) is an advanced system-on-chip featuring an Arm Cortex-M4F CPU for efficient computation of complex functions and algorithms that is qualified to operate over a temperature range of -40°C to +85°C. The SoC integrates power regulation and management with a SIMO buck regulator system. Onboard is the latest generation Bluetooth 5.2 LE radio, supporting LE Audio, angle of arrival (AoA) and angle of departure (AoD) for direction finding, long-range (coded) modes, and high-throughput modes.

The device offers large onboard memory with 512KB flash and 128KB SRAM, with optional ECC on one 32K SRAM bank. This 32KB bank can be optionally retained in BACKUP mode. An 8KB user OTP area is available, of which 8 bytes are retained even during POWER DOWN mode.

An AFE provides two 12-channel  $\Delta$ - $\Sigma$  ADCs with features and specifications that are optimized for precision sensor measurement. Each  $\Delta$ - $\Sigma$  ADC can digitize external analog signals as well as system temperature and supplies. An optional PGA with gains of 1x to 32x precedes each ADC. ADC outputs can be optionally converted on the fly from integer to single-precision floating-point format. A 12-bit DAC is also included. The integrated temperature sensor can be used with the internal sense element or an external diode for temperature compensation of sensor outputs. The device also includes a trust protection unit (TPU), providing robust security features such as an AES Engine, TRNG, and secure boot.

Many high-speed interfaces are supported on the device, including SPI, UART, and I<sup>2</sup>C serial interfaces, plus one I<sup>2</sup>S port for connecting to an audio codec. Additional low-power peripherals include flexible LPTIMER, LPUART, and analog comparators. A four-input, 10-bit ADC is available to monitor analog input from external analog sources.

#### Arm Cortex-M4 with FPU Processor and RISC-V RV32 Processor

The Arm Cortex-M4 with floating point unit (FPU) processor (CM4) is ideal for low-power system control. The architecture combines high-efficiency signal processing functionality with low power, low cost, and ease of use.

The Arm Cortex-M4 with FPU DSP supports single instruction multiple data (SIMD) path DSP extensions, providing:

- Four parallel 8-bit add/sub
- Floating point single precision
- Two parallel 16-bit add/sub
- Two parallel MACs
- 32- or 64-bit accumulate
- Signed and unsigned data with or without saturation

The addition of the 32-bit RISC-V coprocessor (RV32) provides the system with ultra-low-power consumption signal processing.

#### Memory

#### **Internal Flash Memory**

512KB of internal flash memory provides nonvolatile storage of program and data memory.

#### Internal SRAM

The internal 128KB SRAM provides low-power retention of application information in all power modes except POWER DOWN. The SRAM is divided into four banks. SRAM0 and SRAM1 are both 32KB, SRAM2 is 48KB, and SRAM3 is 16KB. SRAM2 and SRAM3 are accessible by the RV32 in LOW POWER mode. For enhanced system reliability, SRAM0 (32KB) can be configured with ECC, single error correction-double error detection (SED-DED). This data-retention feature is optional and configurable. This granularity allows the application to minimize its power consumption by only retaining essential data.

#### Bluetooth 5.2

#### **Bluetooth 5.2 Low Energy Radio**

Bluetooth 5.2 LE is the latest version of the Bluetooth wireless communication standard. It is used for wireless headphones and other audio hardware and communication between various smart home and internet of things (IoT) devices. Bluetooth LE communications operate in the unlicensed 2.4GHz industrial-scientific-medical (ISM) band. A frequency-hopping transceiver is used to combat interference and fading. The system operates in the 2.4GHz ISM band at 2400MHz to 2483.5MHz. It uses 40 RF channels that have center frequencies 2402 + k x 2MHz, where k = 0, ..., 39. The Bluetooth stack runs on RV32 so that the CM4 can be freed to run the software. The features of the radio include the following:

- Higher transmit power up to +4.5dbm
- 1Mbps, 2Mbps, and long-range coded (125kbps and 500kbps)
- · Increased broadcast capability
  - · Advertising packet up to 255 bytes
- On-chip matching network to the antenna
- Antenna control outputs
- Direction finding with AoA and AoD
- Provides hardware on-the-fly encryption and decryption for lower power consumption
- Low transmit current of 4.17mA at 0dbm at 3.3V
- Low receive current of 4.0mA at 3.3V
- Supports mesh networking
- Supports high-quality audio streaming (isochronous)

#### **Bluetooth 5.2 Software Stack**

A Bluetooth 5.2 software stack is available for application developers to quickly add support to devices. The Arm Cordio<sup>®</sup>-B50 software stack is provided in library form and provides application developers access to Bluetooth technology without validation and development of a software stack. The Cordio-B50 software stack interfaces to the Bluetooth link layer running on dedicated hardware. The dedicated hardware for the stack enables the ultimate in power management for IoT applications. Cordio-B50 features the following:

- C library for linking directly into an application development tool
- Change PHY support
  - · Host selects the PHY it needs to use at any given time enabling long range or higher bandwidth only when required
    - Bluetooth LE 1M
    - Bluetooth LE Coded S = 2
    - Bluetooth LE Coded S = 8
    - · Bluetooth LE 2M
- Bluetooth 5.2 advertising extension support for enabling next-generation Bluetooth beacons
  - · Larger packets and advertising channel offloading
  - Packets up to 255 octets long
  - · Advertising packet chaining
  - · Advertising sets
  - · Periodic advertising
  - · High-duty cycle, non-connectable advertising
  - Sample applications using standard profiles built on the Cordio-B50 software framework

#### **Comparators**

The four AIN[15:12] inputs can be configured as two pairs and deployed as two independent comparators with the following features:

- Comparison events can trigger interrupts
- Events can wake CM4 from SLEEP, LOW POWER, MICRO POWER, STANDBY, or BACKUP operating modes
- Can be active in all power modes

### **Dynamic Voltage Scaling (DVS) Controller**

The DVS controller works using the fixed high-speed oscillator and the  $V_{COREA}$  supply voltage to optimally operate the Arm core at the lowest practical voltage. The ability to adaptively adjust the voltage provides a significant reduction in dynamic power consumption.

The DVS controller provides the following features:

- DVS monitoring and adjustment functions
- Continuous monitoring with programmable monitor sample period
- Controlled transition to a programmable operating point
- Independent high and low operating limits for safe, bounded operation
- Independent high, center, and low operating range delay line monitors
- Programmable adjustment rate when an adjustment is required
- Single clock operation
- · APB interface provides IP control and status access
- · Interrupt capability during error

## **Clocking Scheme**

Multiple clock sources can be selected as the system clock:

- Internal primary oscillator (IPO) at a nominal frequency of 100MHz
- Internal secondary oscillator (ISO) at a nominal frequency of 60MHz
- Configurable internal nanoring oscillator (INRO) at 8kHz, 16kHz, or 30kHz
- Internal baud rate oscillator at 7.3728MHz (IBRO)
- External square-wave clock up to 80MHz
- External RF oscillator at 32MHz (ERFO)—external crystal required

There are multiple external clock inputs:

- LPTMR0 and LPTMR1 can be clocked from unique external sources.
- SYS\_CLK can be derived from an external source.

The AFE is configured by SPI1 and is clocked by the built-in  $\Delta$ - $\Sigma$  clock generation or the EXT\_CLK signal.




Figure 6. Clocking Scheme Diagram

### General-Purpose I/O (GPIO) and Special Function Pins

Most GPIO pins share both a firmware-controlled I/O function and one or more alternate functions associated with peripheral modules. Software can individually enable device pins for GPIO or peripheral alternate function use. Configuring a pin as an alternate function usually supersedes its use as a firmware-controlled I/O. Multiplexing between alternate functions and GPIO can be performed dynamically. The electrical characteristics of a GPIO pin are identical whether the pin is configured as an I/O or alternate function, except where explicitly noted in the <u>Electrical Characteristics</u> tables.

In GPIO mode, pins are logically divided into ports of 32 pins. Each pin of a port has an interrupt function that can be

# Ultra-Low-Power Arm Cortex-M4F with Precision Analog Front-End and Bluetooth LE 5.2

independently enabled and configured as a level- or edge-sensitive interrupt. All GPIOs of a given port share the same interrupt vector.

When configured as GPIO, all features can be independently enabled or disabled on a per-pin basis. The following features are provided:

- Configurable as input, output, bidirectional, or high impedance
- Optional internal pullup resistor or internal pulldown resistor when configured as input
- Exit from low-power modes on rising or falling edge
- Selectable standard- or high-drive modes

The MAX32680 provides up to 36 GPIO pins.

## 10-Bit ADC for Supply and GPIO Monitoring

The 10-bit  $\Delta$ - $\Sigma$  ADC provides an integrated reference generator and a single-ended input multiplexer. The multiplexer selects an input channel from one of the four external analog input signals (AIN15–AIN12) or the internal power supply inputs.

The reference for the ADC can be:

- Internal 1.22V bandgap (VBG)
- V<sub>DDA</sub> analog supply

An optional feature allows samples captured by the ADC to be automatically compared against user-programmable high and low limits. Up to four channel-limit pairs can be configured in this way. The comparison allows the ADC to trigger an interrupt (and potentially wake the CPU from a power mode) when a captured sample goes outside the preprogrammed limit range. Since this comparison is performed directly by the sample limit monitors, it can be performed even while the CPU is in SLEEP, LOW POWER, or MICRO POWER mode. The four AIN[15:12] inputs can be configured as two pairs and deployed as two independent comparators.

The ADC measures the following voltages:

- AIN[15:12] up to 3.3V
- V<sub>REGI</sub>
- V<sub>COREA</sub>
- V<sub>COREB</sub>
- V<sub>DDIOH</sub>
- V<sub>DDIO</sub>
- V<sub>DDA</sub> RF
- V<sub>DDA</sub>BB
- V<sub>DDA</sub>

### Single-Inductor Multiple-Output (SIMO) Switch-Mode Power Supply (SMPS)

The SIMO SMPS built into the device provides a monolithic power supply architecture for operation from a single lithium (Li+) cell. The SIMO provides four buck regulator outputs that are voltage programmable. This architecture optimizes the power consumption efficiency of the device and minimizes the bill of materials for the circuit design, since only a single inductor/capacitor pair is required.

### **Power Management**

#### **Power Management Unit (PMU)**

The PMU provides high-performance operation while minimizing power consumption. It exercises intelligent, precise control of power distribution to the CPUs and peripheral circuitry.

The PMU provides the following features:

- User-configurable system clock
- Automatic enabling and disabling of crystal oscillators based on power mode
- Multiple power domains
- Fast wake-up of powered-down peripherals when activity detected

# Ultra-Low-Power Arm Cortex-M4F with Precision Analog Front-End and Bluetooth LE 5.2

#### **ACTIVE Mode**

In this mode, CM4 and RV32 can execute software, and all digital and analog peripherals are available on demand. Dynamic clocking disables peripherals not in use, providing the optimal mix of high performance and low power consumption. CM4 has access to all system SRAM. RV32 has access to SRAM2 and SRAM3. Both CM4 and the RV32 can execute from internal flash simultaneously. SRAM3 can be configured as an instruction cache for RV32.

#### **SLEEP Mode**

This mode consumes less power, but wakes faster because software can optionally enable the clocks.

The device status is as follows:

- CM4 is asleep.
- RV32 is asleep.
- Peripherals are on.
- Standard DMA is available for optional use.

#### LOW POWER Mode (LPM)

This mode is suitable for running the RV32 processor to collect and move data from enabled peripherals.

The device status is a follows:

- The CM4, SRAM0, and SRAM1 are in state retention.
- The RV32 can access the SPI, all UARTS, all timers, I<sup>2</sup>C, 1-Wire, pulse train engines, I<sup>2</sup>S, CRC, AES, TRNG, PCIF, and comparators, as well as SRAM2 and SRAM3. SRAM3 can be configured to operate as an RV32 instruction cache.
- The transition from LOW POWER mode to ACTIVE mode is faster than the transition from BACKUP mode because system initialization is not required.
- The DMA can access flash.
- IPO can be optionally powered down.
- The following oscillators are enabled:
  - IBRO
  - ERTCO
  - INRO
  - ISO
  - ERFO

#### **MICRO POWER Mode (UPM)**

This mode is used for extremely low power consumption while using a minimal set of peripherals to provide the wake-up capability.

The device status is a follows:

- Both CM4 and RV32 are state retained. (System state and all SRAM is maintained.)
- The GPIO pins retain their state.
- All non-MICRO POWER peripherals are state retained.
- IBRO can be optionally powered down.
- The following oscillators are powered down:
  - IPO
  - ISO
  - ERFO
- The following oscillators are enabled:
  - IBRO
  - ERTCO
  - INRO
- The following MICRO POWER mode peripherals are available for use to wake up the device:
  - LPUART0, LPUART1
  - WDT1
  - All four low-power analog comparators

#### **STANDBY Mode**

This mode is used to maintain the system operation while keeping time with the RTC.

The device status is as follows:

- Both CM4 and RV32 are state retained. (System state and all SRAM is maintained.)
- The GPIO pins retain their state.
- RTC is on.
- All peripherals are state retained.
- The following oscillators are powered down:
  - IPO
  - ISO
  - IBRO
  - ERFO
- The following oscillators are enabled:
  - ERTCO
  - INRO

#### **BACKUP Mode**

This mode is used to maintain the system RAM. The device status is as follows:

- CM4 and RV32 are powered off.
- SRAM0, SRAM1, SRAM2, and SRAM3 can be configured to be state retained as per <u>Table 1</u>.
- All peripherals are powered off.
- The GPIO pins retain their state.
- · RTC is on.
- The following oscillators are powered down:
  - IPO
  - ISO
  - IBRO
  - INRO
  - ERFO
- The following oscillators are enabled:
  - ERTCO

#### Table 1. BACKUP Mode SRAM Retention

| RAM BLOCK | RAM SIZE   |
|-----------|------------|
| SRAM0     | 32KB + ECC |
| SRAM1     | 32KB       |
| SRAM2     | 48KB       |
| SRAM3     | 16KB       |

#### **POWER DOWN Mode (PDM)**

This mode is used during product level distribution and storage.

The device status is as follows:

- CM4 and RV32 are powered off.
- All peripherals and SRAM are powered down.
- All oscillators are powered down.
- Eight bytes of OTP data are retained.
- · Values in the flash are preserved.
- Voltage monitors are operational.

#### Wake-Up Sources

The wake-up sources from the SLEEP, LOW POWER, MICRO POWER, STANDBY, BACKUP, and POWER DOWN operating modes are summarized in Table 2.

### Table 2. Wake-Up Sources

| OPERATING MODE       | WAKE-UP SOURCE  |  |  |  |  |
|----------------------|---|--|--|--|--|
| SLEEP                | Any enabled peripheral with interrupt capability; RSTN  |  |  |  |  |
| LOW POWER (LPM)      | PI0, I <sup>2</sup> S, I <sup>2</sup> C, UARTs, timers, watchdog timers, wake-up timer, all comparators, RTC, GPIOs, RSTN, and RV32 |  |  |  |  |
| MICRO POWER<br>(UPM) | All comparators, LPUART, LPTMR1, LPTIMER2, LPWDT0, RTC, wake-up timer, GPIOs, and RSTN  |  |  |  |  |
| STANDBY              | RTC, wake-up timer, GPIOs, CMP0, and RSTN   |  |  |  |  |
| BACKUP               | RTC, wake-up timer, GPIOs, CMP0, and RSTN   |  |  |  |  |
| POWER DOWN<br>(PDM)  | RSTN  |  |  |  |  |

#### Standard DMA Controller

The standard DMA controller allows automatic one-way data transfer between two entities. These entities can be either memories or peripherals. The transfers are done without using CPU resources. The following transfer modes are supported:

- 4-channel
- · Peripheral to data memory
- · Data memory to peripheral
- Data memory to data memory
- Event support

All DMA transactions consist of an AHB burst read into the DMA FIFO, followed immediately by an AHB burst write from the FIFO.

The MAX32680 provides one instance of the standard DMA controller.

#### **Programmable Timers**

#### 32-Bit Timer/Counter/PWM (TMR, LPTMR)

General-purpose, 32-bit timers provide timing, capture/compare, or generate pulse-width modulated (PWM) signals with minimal software interaction.

The timer provides the following features:

- 32-bit up/down auto-reload
- · Programmable prescaler
- PWM output generation
- Capture, compare, and capture/compare capability
- External pin multiplexed with GPIO for timer input, clock gating, or capture
- · Timer output pin
- TMR0-TMR3 can be configured as two 16-bit general-purpose timers
- Timer interrupt

The MAX32680 provides six 32-bit timers (TMR0, TMR1, TMR2, TMR3, LPTMR0, and LPTMR1). LPTMR0 and LPTMR1 are capable of operation in the SLEEP, LOW POWER, and MICRO POWER modes.

I/O functionality is supported for all of the timers. Note that the function of a port can be multiplexed with other functions on the GPIO pins, so it might not be possible to use all the ports depending on the device configuration. See  $\underline{\text{Table 3}}$  for individual timer features.

**Table 3. Timer Configuration Options** 

|          | REGISTER       | SINGLE | DUAL      | SINGLE | POWER  |      |          |     | CLOCK | K SOURCE   |            |
|----------|----------------|--------|-----------|--------|--|------|----------|-----|-------|------------|------------|
| INSTANCE | ACCESS<br>NAME | 32 BIT | 16<br>BIT | 16 BIT | MODE   | PCLK | PCLK ISO |     | INRO  | LPTMR0_CLK | LPTMR1_CLK |
| TMR0     | TMR0           | Yes    | Yes       | No     | ACTIVE,<br>SLEEP,<br>LOW<br>POWER                    | Yes  | Yes      | Yes | No    | No         | No         |
| TMR1     | TMR1           | Yes    | Yes       | No     | ACTIVE,<br>SLEEP,<br>LOW<br>POWER                    | Yes  | Yes      | Yes | No    | No         | No         |
| TMR2     | TMR2           | Yes    | Yes       | No     | ACTIVE,<br>SLEEP,<br>LOW<br>POWER                    | Yes  | Yes      | Yes | No    | No         | No         |
| TMR3     | TMR3           | Yes    | Yes       | No     | ACTIVE,<br>SLEEP,<br>LOW<br>POWER                    | Yes  | Yes      | Yes | No    | No         | No         |
| LPTMR0   | TMR4           | No     | No        | Yes    | ACTIVE,<br>SLEEP,<br>LOW<br>POWER,<br>MICRO<br>POWER | No   | No       | Yes | Yes   | Yes        | No         |
| LPTMR1   | TMR5           | No     | No        | Yes    | ACTIVE,<br>SLEEP,<br>LOW<br>POWER,<br>MICRO<br>POWER | No   | No       | Yes | Yes   | No         | Yes        |

### Watchdog Timer (WDT)

Microcontrollers are often used in harsh environments where electrical noise and electromagnetic interference (EMI) are abundant. Without proper safeguards, these hazards can disturb device operation and corrupt program execution. One of the most effective countermeasures is the windowed WDT, which detects runaway code or system unresponsiveness.

The WDT is a 32-bit, free-running counter with a configurable prescaler. When enabled, the WDT must be periodically reset by the application software. Failure to reset the WDT within the user-configurable timeout period indicates that the application software is not operating correctly and results in a WDT timeout. A WDT timeout can trigger an interrupt, system reset, or both. Either response forces the instruction pointer to a known good location before resuming instruction execution. The windowed timeout period feature provides more detailed monitoring of system operation, requiring the WDT to be reset within a specific time window. See <u>Table 4</u> for individual timer features.

The MAX32680 provides two instances of the watchdog timer—WDT0 and LPWDT0.

# **Table 4. Watchdog Timer Configuration Options**

| INSTANCE NAME | REGISTER ACCESS NAME | POWER MODE                   | CLOCK SOURCE |      |      |  |
|---------------|----------------------|------------------------------|--------------|------|------|--|
| INSTANCE NAME | REGISTER ACCESS NAME | POWER WIDDE                  | PCLK         | IBRO | INRO |  |
| WDT0          | WDT0                 | ACTIVE<br>SLEEP<br>LOW POWER | Yes          | Yes  | No   |  |

# Ultra-Low-Power Arm Cortex-M4F with Precision Analog Front-End and Bluetooth LE 5.2

## **Table 4. Watchdog Timer Configuration Options (continued)**

| LPWDT0 | WDT1 | ACTIVE<br>SLEEP<br>LOW POWER<br>MICRO POWER | No | Yes | Yes |
|--------|------|---|----|-----|-----|
|--------|------|---|----|-----|-----|

#### **Pulse Train Engine (PT)**

Multiple, independent pulse train generators can provide either a square wave or a repeating pattern from 2 to 32 bits in length. Any single pulse train generator or any desired group of pulse train generators can be synchronized at the bit level allowing for multibit patterns. Each pulse train generator is independently configurable.

The pulse train generators provide the following features:

- Independently enabled
- Safe enable and disable for pulse trains without bit banding
- Multiple pin configurations allow for a flexible layout
- Software can start/synchronize pulse trains independently or as a group
- The frequency of each enabled pulse train generator is also set separately, based on a divide down (divide by 2, divide by 4, divide by 8, and so on) of the pulse train module clock
- The pulse train module clock can be optionally configured by software to be independent of the system AHB clock
- Multiple repetition options
  - Single-shot mode (nonrepeating pattern of 2 to 32 bits)
  - · Pattern mode repeats a user-configurable number of times or indefinitely
  - Termination of one pulse train loop count can restart one or more other pulse trains

The pulse train engine feature is an alternate function associated with a GPIO pin. In most cases, enabling the pulse train engine function supersedes the GPIO function.

The MAX32680 provides up to two instances of the pulse train engine peripheral (PT[3:2]).

#### Serial Peripherals

#### I<sup>2</sup>C Interface (I2C)

The I<sup>2</sup>C interface is a bidirectional, two-wire serial bus that provides a medium-speed communications network. It can operate as a one-to-one, one-to-many, or many-to-many communications medium. This interface supports standard-mode, fast-mode plus, and high-speed mode I<sup>2</sup>C speeds. It provides the following features:

- Master or slave mode operation
  - · Supports up to four different slave addresses in slave mode
- Supports standard 7-bit addressing or 10-bit addressing
- RESTART condition
- Interactive receive mode
- Tx FIFO preloading
- Support for clock stretching to allow slower slave devices to operate on higher speed busses
- Multiple transfer rates
  - · Standard mode: 100kbps
  - Fast mode: 400kbps
  - Fast mode plus: 1000kbps
  - · High-speed mode: 3.4Mbps
- Internal filter to reject noise spikes
- Receiver FIFO depth of 8 bytes
- Transmitter FIFO depth of 8 bytes

The MAX32680 provides two instances of the I<sup>2</sup>C peripheral—I2C0, and I2C1.

### I<sup>2</sup>S Interface (I2S)

The I<sup>2</sup>S interface is a bidirectional, four-wire serial bus that provides serial communications for codecs and audio amplifiers compliant with the I<sup>2</sup>S Bus Specification, June 5, 1996. It provides the following features:

- Master and slave mode operation
- Support for 4 channels
- 8, 16, 24, and 32-bit frames
- Receive and transmit DMA support
- Wakeup on FIFO status (full/empty/threshold)
- Pulse density modulation support for the receive channel
- Word-select polarity control
- First-bit position selection
- Interrupts generated for FIFO status
- Receiver FIFO depth of 32 bytes
- Transmitter FIFO depth of 32 bytes

The MAX32680 provides one instance of the I<sup>2</sup>S peripheral (I2S0).

### Serial Peripheral Interface (SPI)

The SPI is a highly configurable, flexible, and efficient synchronous interface where multiple SPI devices can coexist on a single bus. The bus uses a single clock signal and numerous data signals, and one or more slave select lines to address only the intended target device. The SPI operates independently and requires minimal processor overhead.

The provided SPI peripherals can operate in either slave or master mode and offer the following features:

- SPI modes 0, 1, 2, or 3 for single-bit communication
- 3- or 4-wire mode for single-bit slave device communication
- Full-duplex operation in single-bit, 4-wire mode
- · Dual and quad data modes supported
- Multiple slave selects on some instances
- Multimaster mode fault detection
- Programmable interface timing
- Programmable SCK frequency and duty cycle
- 32-byte transmit and receive FIFOs
- Slave select assertion and de-assertion timing for leading/trailing SCK edge

The MAX32680 provides one instance of the SPI peripheral—SPI0. See Table 5 for configuration options.

## **Table 5. SPI Configuration Options**

| INSTANCE | DATA                                       | SLAVE<br>SELECT LINES | MAXIMUM FREQUENCY<br>MASTER MODE (MHz) | MAXIMUM FREQUENCY<br>SLAVE MODE (MHz) |
|----------|--|-----------------------|--|---------------------------------------|
| SPI0     | 3-wire, 4-wire, dual, or quad data support | 3                     | 50                                     | 50                                    |

#### **UART (UART, LPUART)**

The universal asynchronous receiver-transmitter (UART, LPUART) interface supports full-duplex asynchronous communication with optional hardware flow control (HFC) modes to prevent data overruns. If HFC mode is enabled on a given port, the system uses two extra pins to implement the industry-standard request to send (RTS) and clear to send (CTS) flow control signaling. Each instance is individually programmable.

- 2-wire interface or 4-wire interface with flow control
- 8-byte send/receive FIFO
- Full-duplex operation for asynchronous data transfers
- Interrupts available for frame error, parity error, CTS, Rx FIFO overrun, and FIFO full/partially full conditions
- Automatic parity and frame error detection
- Independent baud-rate generator
- Programmable 9th-bit parity support
- Multidrop support

- Start/stop bit support
- Hardware flow control using RTS/CTS
- Two DMA channels can be connected (read and write FIFOs)
- Programmable word size (5 bits to 8 bits)

The MAX32680 provides four instances of the UART peripheral—UART0, UART1, UART2, and LPUART0. LPUART0 is capable of operation in the SLEEP, LOW POWER, and MICRO POWER modes. See <u>Table 6</u> for configuration options.

## **Table 6. UART Configuration Options**

| INSTANCE NAME | REGISTER ACCESS NAME | HARDWARE FLOW CONTROL | POWER MODE                                  | CLOCK SOURCE |      |
|---------------|----------------------|-----------------------|---|--------------|------|
| INSTANCE NAME | REGISTER ACCESS NAME | HARDWARE FLOW CONTROL | POWER MODE                                  | PCLK         | IBRO |
| UART0         | UART0                | Yes                   | ACTIVE<br>SLEEP<br>LOW POWER                | Yes          | Yes  |
| UART1         | UART1                | Yes                   | ACTIVE<br>SLEEP<br>LOW POWER                | Yes          | Yes  |
| UART2         | UART2                | No                    | ACTIVE<br>SLEEP<br>LOW POWER                | Yes          | Yes  |
| LPUART0       | UART3                | No                    | ACTIVE<br>SLEEP<br>LOW POWER<br>MICRO POWER | No           | Yes  |

#### 1-Wire Master (OWM)

Maxim's 1-Wire bus consists of one signal that carries data and supplies power to the slave devices and a ground return. The bus master communicates serially with one or more slave devices through the bidirectional, multidrop 1-Wire bus. The single-contact serial interface is ideal for communication networks requiring minimal interconnection.

The provided 1-Wire master supports the following features:

- · Single contact for control and operation
- Unique factory identifier for any 1-Wire device
- Multiple device capability on a single line

The OWM supports both standard (15.6kbps) and overdrive (110kbps) speeds.

#### 16-Bit to 24-Bit $\Delta$ - $\Sigma$ ADC with PGA

A low-power, multichannel, 24-bit  $\Delta$ - $\Sigma$  ADC has features and specifications optimized for the precision measurement of sensors and other analog signal sources. The architecture includes a low-noise PGA, low-power input buffers, programmable matched current sources, differential/single-ended input multiplexer, and integrated on-chip oscillator.

- PGA with available gains 1x to 128x
  - · Very high input impedance
  - · Optimizes overall dynamic range
- Low-power input buffers
  - · Provide input isolation
- Selectable reference
  - Internal differential (V<sub>RFF</sub>)
  - · External differential
- Programmable current sources
  - Bias for resistive sensors
  - 16 current levels available
  - · Detection of broken sensor wires
- 12 analog inputs

# Ultra-Low-Power Arm Cortex-M4F with Precision Analog Front-End and Bluetooth LE 5.2

- · 6 differential or 12 single ended
- Sample rates up to 1920 samples per second
- FIR digital filters
  - Provides single-cycle settling in 16ms
  - 90dB of noise rejection at 50Hz and 60Hz
- On-chip clock source
  - · No external components required
- External clock capable
- Sample ready interrupts
  - ADC0\_RDY and ADC1\_RDY

The MAX32680 provides two instances of this ADC (ADC\_ZERO, ADC\_ONE) that share the multiplexed 12 analog inputs (AIN0-AIN11).

#### 12-Bit DAC

The 12-bit DAC outputs a single-ended voltage. It can be set independently to generate either a static output voltage or to generate a series of preloaded sample outputs at a specified sample rate.

The 12-bit DAC peripheral support the following features:

- Configurable clock rate and output sample rate
- Selectable output voltage reference
- Can be set to output a static voltage level, a preset number of samples at a configurable sample rate, or samples continuously at a configurable sample rate
- Interpolation filter allows for linearly interpolated output samples to be generated between each pair of output samples (2 to 1, 4 to 1, or 8 to 1)
- DAC output samples are pulled from a FIFO to allow continuous sample output generation

#### Security

#### **AES**

The dedicated hardware-based AES engine supports the following algorithms:

- AES-128
- AES-192
- AES-256

The AES keys are automatically generated by the engine and stored in a dedicated flash region to protect against tampering. Key generation and storage are transparent to the user.

### TRNG Non-Deterministic Random Bit Generator (NDRBG)

The device provides a nondeterministic entropy source that can generate cryptographic seeds or strong encryption keys as part of an overall framework for a secure customer application.

Software can use random numbers to trigger asynchronous events that add complexity to program execution to thwart replay attacks or key-search methodologies.

The TRNG can support the system-level validation of many security standards. Maxim Integrated works directly with the customer's validation laboratory to provide the laboratory with any required information. Contact Maxim Integrated for details of compliance with specific standards.

#### Cyclic Redundancy Check (CRC) Module

A CRC hardware module provides fast calculations and data integrity checks by application software. It supports a user-defined programmable polynomial up to 32-bits. Direct memory access copies data into the CRC module so that CRC calculations on large memory blocks are performed with minimal CPU intervention. Examples of common polynomials are depicted in <u>Table 7</u>.

**Table 7. Common CRC Polynomials** 

| ALGORITHM       | POLYNOMIAL EXPRESSION   | ORDER          | POLYNOMIAL | CHECK          |
|-----------------|---|----------------|------------|----------------|
| CRC-32-ETHERNET | $x^{32}$ + $x^{26}$ + $x^{23}$ + $x^{22}$ + $x^{16}$ + $x^{12}$ + $x^{11}$ + $x^{10}$ + $x^{8}$ + $x^{7}$ + $x^{5}$ + $x^{4}$ + $x^{2}$ + $x^{1}$ + $x^{0}$ | 0xEDB8<br>8320 | LSB        | 0xDEBB<br>20E3 |
| CRC-CCITT       | x <sup>16</sup> + x <sup>12</sup> + x <sup>5</sup> + x <sup>0</sup>   | 0x0000<br>8408 | LSB        | 0x0000<br>F0B8 |
| CRC-16          | x <sup>16</sup> + x <sup>15</sup> + x <sup>2</sup> + x <sup>0</sup>   | 0x0000<br>A001 | LSB        | 0x0000<br>B001 |
| USB DATA        | x <sup>16</sup> + x <sup>15</sup> + x <sup>2</sup> + x <sup>0</sup>   | 0x8005<br>0000 | LSB        | 0x800D<br>0000 |
| PARITY          | x <sup>1</sup> + x <sup>0</sup>   | 0x0000<br>0001 | MSB        | _              |

#### **Secure Boot**

Following every reset, the device performs a secure boot to confirm that the program memory has come from an authenticated source and has not been modified or corrupted. An ECDSA-256 public key is loaded into nonvolatile memory during the initial configuration. The application binary is created and then signed with the corresponding private key before programming the device memory. Following every reset, the memory contents are checked using the ECDSA-256 key. If the contents are validated, the application software is considered trusted, and the device begins code execution. Programs that fail the integrity check indicate intentionally or unintentionally corrupted or modified program memory. The device then transitions to safe mode, which prevents the execution of the customer code. The device can be reloaded with new trusted program memory signed with the private key during the development phase. The JTAG interface can be disabled before deployment to prevent further modification of the program memory.

## **Debug and Development Interface (SWD, JTAG)**

The serial wire debug (SWD) interface is used for code loading and ICE debug activities for the CM4. The JTAG interface is provided for the RV32. All devices in mass production have the debugging/development interface enabled.

## **Applications Information**

### **Bypass Capacitors**

The proper use of bypass capacitors reduces noise generated by the IC into the ground plane. The *Pin Descriptions* table indicates which pins should be connected to bypass capacitors, and the appropriate ground plane.

It is recommended that one instance of a bypass capacitor should be connected to each pin/ball of the IC package. For example, if the <u>Pin Descriptions</u> table shows four device pins associated with voltage supply A, a separate capacitor should be connected to each pin for a total of four capacitors.

Capacitors should be placed as close as possible to their corresponding device pins. Pins that recommend more than one value of capacitor per pin should place them in parallel with the lowest value capacitor first, closest to the pin.

## **Ordering Information**

| PART           | FLASH | SYSTEM RAM | PIN-PACKAGE |
|----------------|-------|------------|-------------|
| MAX32680GLR+   | 512KB | 128KB      | 88L LGA     |
| MAX32680GLR+T* | 512KB | 128KB      | 88L LGA     |

T = Tape and reel.

<sup>\* =</sup> Future product—contact factory for availability.

# Ultra-Low-Power Arm Cortex-M4F with Precision Analog Front-End and Bluetooth LE 5.2

# **Revision History**

| REVISION NUMBER | REVISION DATE | DESCRIPTION     | PAGES<br>CHANGED |
|-----------------|---------------|-----------------|------------------|
| 0               | 8/21          | Initial release | _                |

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for ARM Microcontrollers - MCU category:

Click to view products by Maxim manufacturer:

Other Similar products are found below:

R7FS3A77C2A01CLK#AC1 CP8363AT MB96F119RBPMC-GSE1 MB9BF122LPMC1-G-JNE2 MB9BF122LPMC-G-JNE2 MB9BF128SAPMC-GE2 MB9BF218TBGL-GE1 MB9BF529TBGL-GE1 26-21/R6C-AT1V2B/CT 5962-8506403MQA MB9AF342MAPMC-G-JNE2 MB96F001YBPMC1-GSE1 MB9BF121KPMC-G-JNE2 VA10800-D000003PCA CP8547AT CY9AF156NPMC-G-JNE2 MB9BF104NAPMC-G-JNE1 CY8C4724FNI-S402T ADUCM410BCBZ-RL7 GD32f303RGT6 NHS3152UK/A1Z MK26FN2M0CAC18R EFM32TG230F32-D-QFN64 EFM32TG232F32-D-QFP64 EFM32TG825F32-D-BGA48 MB9AFB44NBBGL-GE1 MB9BF304RBPMC-G-JNE2 MB9BF416RPMC-G-JNE2 MB9AF155MABGL-GE1 MB9BF306RBPMC-G-JNE2 MB9BF618TBGL-GE1 ATSAMS70N21A-CN MK20DX64VFT5 MK50DX128CMC7 MK51DN256CMD10 MK51DX128CMC7 MK53DX256CMD10 MKL25Z32VFT4 LPC1754FBD80 STM32F030K6T6TR STM32L073VBT6 LPC11U24FET48301, AT91M42800A-33AU AT91SAM7L64-CU ATSAM3N0AA-MU ATSAM3N0CA-CU ATSAM3SD8BA-MU ATSAM4LC2BA-UUR ATSAM4LC4BA-MU ATSAM4LS2AA-MU