## General Description

The MAX335 analog switch with serial digital interface offers eight separately controlled single-pole-single-throw (SPST) switches. All switches conduct equally in either direction, and on-resistance ( $100 \Omega$ ) is constant over the analog signal range.
These CMOS switches can operate continuously with power supplies ranging from $\pm 4.5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$ and handle rail-to-rail analog signals. Upon power-up, all switches are off, and the internal serial and parallel shift registers are reset to zero. The MAX335 is equivalent to two DG211 quad switches but controlled by a serial interface.
The interface is compatible with the Motorola SPI interface standard. Functioning as a shift register, this serial interface allows data (at DIN) to be locked in synchronous with the rising edge of clock (SCLK). The shift register's output (DOUT) enables several MAX335s to be daisy chained.

## Applications

- Serial Data Acquisition and Process Control
- Avionics
- Signal Routing
- Networking



## Features

- 8 Separately Controlled SPST Switches
- SPI-Compatible Serial Interface
- Accepts $\pm 15 \mathrm{~V}$ Analog Swings
- Multiple Devices Can Be Daisy-Chained


## Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :---: | :--- |
| MAX335CNG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Narrow Plastic DIP |
| MAX335CWG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Wide SO |
| MAX335C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice ${ }^{*}$ |
| MAX335ENG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Narrow Plastic DIP |
| MAX335EUG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 TSSOP |
| MAX335EWG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Wide SO |
| MAX335MRG | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 24 Narrow CERDIP** |

*Contact factory for dice specifications.
${ }^{* *}$ Contact factory for availability and processing to MIL-STD-883.

## Pin Configuration



## Absolute Maximum Ratings



Note 1: All leads are soldered or welded to PC boards.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{L}}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)$

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCH |  |  |  |  |  |  |  |
| Analog Signal Range | V ${ }_{\text {ANALOG }}$ | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  | -15 |  | 15 | V |
| On-Resistance | $\mathrm{R}_{\mathrm{ON}}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{COM}}= \pm 10 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{NO}}=1 \mathrm{~mA} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 100 | 150 | $\Omega$ |
|  |  |  |  |  |  | 200 |  |
| NO Off-Leakage Current | $\mathrm{I}_{\text {NO(OFF) }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{COM}}=-14 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=+14 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1 | 0.002 | 1 | nA |
|  |  |  |  | -20 |  | 20 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{COM}}=-14 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=+14 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1 | 0.002 | 1 |  |
|  |  |  |  | -20 |  | 20 |  |
| COM Off-Leakage Current | ICOM(OFF) | $\begin{aligned} & \mathrm{V}_{\mathrm{COM}}=-14 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=+14 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1 | 0.002 | 1 | nA |
|  |  |  |  | -20 |  | 20 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{COM}}=-14 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=+14 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1 | 0.002 | 1 |  |
|  |  |  |  | -20 |  | 20 |  |
| COM On-Leakage Current | ICOM(ON) | $\mathrm{V}_{\mathrm{COM}}=\mathrm{V}_{\mathrm{NO}}=+14 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -2 | 0.01 | 2 | nA |
|  |  |  |  | -20 |  | 40 |  |
|  |  | $\mathrm{V}_{\mathrm{COM}}=\mathrm{V}_{\mathrm{NO}}=-14 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -2 | 0.01 | 2 |  |
|  |  |  |  | -20 |  | 40 |  |
| DIGITAL I/O |  |  |  |  |  |  |  |
| DIN, SCLK, $\overline{C S}$ Input Logic Threshold High | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{L}}=+5 \mathrm{~V}$ |  | 2.4 |  |  | V |
|  |  | $\mathrm{V}_{\mathrm{L}}=+15 \mathrm{~V}$ |  | 11 |  |  |  |
| DIN, SCLK, $\overline{C S}$ Input Logic Threshold Low | VIL | $\mathrm{V}_{\mathrm{L}}=+5 \mathrm{~V}$ |  |  |  | 0.8 | V |
|  |  | $\mathrm{V}_{\mathrm{L}}=+15 \mathrm{~V}$ |  |  |  | 3 |  |
| DIN, SCLK, $\overline{C S}$ Input Current Threshold High | IINH | $\mathrm{V}_{\text {DIN }}, \mathrm{V}_{\text {SCLK }}, \mathrm{V}_{\overline{\mathrm{CS}}}=2.4 \mathrm{~V}$ |  | -1 | 0.03 | 1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{L}}=+15 \mathrm{~V}, \mathrm{~V}_{\text {DIN }}, \mathrm{V}_{\text {SCLK }}, \mathrm{V}_{\overline{C S}}=11 \mathrm{~V}$ |  | -1 | 0.03 | 1 |  |
| DIN, SCLK, $\overline{C S}$ Input Current Threshold Low | $\mathrm{I}_{\text {INL }}$ | $\mathrm{V}_{\text {DIN }}, \mathrm{V}_{\text {SCLK }}, \mathrm{V}_{\overline{\text { CS }}}=0.8 \mathrm{~V}$ |  | -1 | 0.03 | 1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{L}}=+15 \mathrm{~V}, \mathrm{~V}_{\text {DIN }}, \mathrm{V}_{\text {SCLK }}, \mathrm{V}_{\overline{\mathrm{CS}}}=3 \mathrm{~V}$ |  | -1 | 0.03 | 1 |  |
| DOUT Output Voltage Logic High | $V_{\text {DOUT }}$ | $\mathrm{I}_{\text {DOUT }}=0.8 \mathrm{~mA}$ |  | 3.5 |  | $\mathrm{V}_{\mathrm{L}}$ | V |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{L}}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)$

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL I/O |  |  |  |  |  |  |  |
| DOUT Output Voltage Logic Low | VDOUT | $I_{\text {DOUT }}=-1.6 \mathrm{~mA}$ |  |  |  | 0.4 | V |
| V L RESET Voltage | $\mathrm{V}_{\mathrm{LL}}$ | (Note 2) |  | 0.8 |  |  | V |
| V L RESET Voltage | VLH |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 2.4 |  | V |
| SCLK Input Hysteresis | SCLK ${ }_{\text {HYST }}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 100 |  | mV |
| SWITCH DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |
| Turn-On Time | ton | From rising-edge of $\overline{C S}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 200 | 400 | ns |
|  |  |  |  |  |  | 500 |  |
| Turn-Off Time | toff | From rising-edge of $\overline{\mathrm{CS}}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 90 | 400 | ns |
|  |  |  |  |  |  | 500 |  |
| NO Off-Capacitance | $\mathrm{C}_{\text {NO(OFF) }}$ | $\mathrm{V}_{\mathrm{S}}=\mathrm{GND}, \mathrm{f}=1 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 2 |  |  | pF |
| COM Off-Capacitance | $\mathrm{C}_{\text {COM (OFF) }}$ | $V_{S}=G N D, f=1 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 2 |  |  | pF |
| Channel On-Capacitance | $\mathrm{C}_{\text {COM(ON }}$ | $\begin{aligned} & V_{D}=V_{S}=G N D, \\ & f=1 \mathrm{MHz} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 8 |  |  | pF |
| Off Isolation | OIRR | $\begin{aligned} & R_{L}=100 \Omega, C_{L}=15 \mathrm{pF}, \\ & V_{S}=1 V_{R M S}, f=100 \mathrm{kHz} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 90 |  |  | dB |
| Channel-to-Channel Crosstalk | CCRR | $\begin{aligned} & R_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{S}}=1 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 100 |  |  | dB |
| Break-Before-Make Delay | $\mathrm{T}_{\text {BBM }}$ |  |  | 15 | 25 |  | ns |
| Clock Feedthrough at S, D (Note 3) | ESCLK | $\mathrm{D}_{\mathrm{LOAD}}=\mathrm{S}_{\mathrm{LOAD}}=75 \Omega,$ measured at $S$ and $D$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 100 | nV -sec |
| POWER SUPPLIES |  |  |  |  |  |  |  |
| Power-Supply Voltage Range | V+/V- |  |  | $\pm 4.5$ |  | $\pm 20$ | V |
| VL Power-Supply Voltage Range | $\mathrm{V}_{\mathrm{L}}$ |  |  | 4.5 |  | V+ | V |
| V+ Supply Current | I+ | $\begin{aligned} & \text { DIN }=\overline{\mathrm{CS}}=\mathrm{SCLK}= \\ & 0 \mathrm{~V} / 5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 150 | 300 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | 500 |  |
| V- Supply Current | I- | $\begin{aligned} & \text { DIN }=\overline{\mathrm{CS}}=\mathrm{SCLK}= \\ & 0 \mathrm{~V} / 5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.01 | 10 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | 10 |  |
| V ${ }_{\text {L }}$ Supply Current | $\mathrm{I}_{\mathrm{L}}$ | $\begin{aligned} & \mathrm{DIN}=\overline{\mathrm{CS}}=\mathrm{SCLK}= \\ & 0 \mathrm{~V} / 5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 50 | 100 | $\mu \mathrm{A}$ |
|  |  |  |  |  |  | 200 |  |

Note 2: When $\mathrm{V}_{\mathrm{L}}$ falls below this voltage, all switches are set off and the internal shift register is cleared (all zero).
Note 3: Guaranteed, not production tested.

## Timing Characteristics of Serial Digital Interface (Figure 1)

$\left(\mathrm{V}_{\mathrm{L}}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}+=15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. $)$

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCLK Maximum Frequency | fsclk |  |  | 2.1 |  |  | MHz |
| Cycle Time | $\mathrm{t}_{\mathrm{CH}}+\mathrm{t}_{\mathrm{CL}}$ |  |  | 480 |  |  | ns |
| $\overline{\mathrm{CS}}$ Lead Time | $\mathrm{t}_{\mathrm{CSS}}$ |  |  | 240 |  |  | ns |
| $\overline{\mathrm{CS}}$ Lag Time | $\mathrm{t}_{\mathrm{CSH}}$ 2 |  |  | 240 |  |  | ns |
| SCLK High Time | $\mathrm{t}_{\mathrm{CH}}$ |  |  | 190 |  |  | ns |
| SCLK Low Time | $\mathrm{t}_{\mathrm{CL}}$ |  |  | 190 |  |  | ns |
| Data-Setup Time | $t_{\text {DS }}$ |  |  | 200 |  |  | ns |
| Data-Hold Time | ${ }_{\text {t }}$ H |  |  | 0 |  |  | ns |
| DOUT Data Valid After |  | $50 \%$ of SCLK to $10 \%$ of | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 240 |  | ns |
| Falling SCLK | to | DOUT CL $=10 \mathrm{pF}$ |  |  |  | 400 | ns |
| DOUT Data-Hold Time After Rising SCLK (Note 4) |  | $C_{L}=10 \mathrm{pF}$ |  | 0 |  |  | ns |
| Rise Time of DOUT (Note 3) |  | 20\% $\mathrm{V}_{\mathrm{L}}$ to $70 \% \mathrm{~V}_{\mathrm{L}}, \mathrm{C}_{\mathrm{L}}=$ | OpF |  |  | 100 | ns |
| Allowable Rise Time at DIN, SCLK, $\overline{C S}$ (Note 3) |  | 20\% $\mathrm{V}_{\mathrm{L}}$ to $70 \% \mathrm{~V}_{\mathrm{L}}, \mathrm{C}_{\mathrm{L}}=$ | OpF |  |  | 2 | $\mu \mathrm{s}$ |
| Fall Time of DOUT (Note 3) |  | $70 \% \mathrm{~V}_{\mathrm{L}}$ to $20 \% \mathrm{~V}_{\mathrm{L}}, \mathrm{C}_{\mathrm{L}}=$ | OpF |  |  | 100 | ns |
| Allowable Fall Time at DIN, SCLK, $\overline{C S}$ (Note 3) |  | $70 \% \mathrm{~V}_{\mathrm{L}}$ to $20 \% \mathrm{~V}_{\mathrm{L}}, \mathrm{C}_{\mathrm{L}}=$ | OpF |  |  | 2 | $\mu \mathrm{s}$ |

Note 4: This specification guarantees that data at DOUT never appears before SCLK's falling edge.

## Typical Operating Characteristics

$\left(\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)


## Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | SCLK | Serial Clock Input |
| 2 | V+ | Positive Supply Voltage |
| 3 | DIN | Serial Data Input |
| 4 | GND | Ground |
| 5 | NOØ | Switch 0 |
| 6 | COMØ | Switch 0 |
| 7 | NO1 | Switch 1 |
| 8 | COM1 | Switch 1 |
| 9 | NO2 | Switch 2 |
| 10 | COM2 | Switch 2 |
| 11 | NO3 | Switch 3 |
| 12 | COM3 | Switch 3 |
| 13 | COM4 | Switch 4 |
| 14 | NO4 | Switch 4 |
| 15 | COM5 | Switch 5 |
| 16 | NO5 | Switch 5 |
| 17 | COM6 | Switch 6 |
| 18 | NO6 | Switch 6 |
| 19 | COM7 | Switch 7 |
| 20 | NO7 | Switch 7 |
| 21 | V- | Negative Supply Voltage |
| 22 | DOUT | Serial Data Output |
| 23 | VL | Logic Supply/Reset |
| 24 | $\overline{\text { CS }}$ | Chip Select |
|  |  |  |

## Detailed Description

## Serial Digital Interface

## Basic Operation

Refer to Figure 2. The MAX335 interface can be thought of as an 8 -bit shift register controlled by $\overline{\mathrm{CS}}$. While $\overline{\mathrm{CS}}$ is low, input data appearing at DIN is clocked into the shift register synchronous with SCLK's rising edge. The data is an 8 -bit word, each bit controlling one of eight switches in the MAX335 (Table 1). DOUT is the output of the shift register, with data appearing synchronous with SCLK's falling edge. Data at DOUT is simply the input data delayed by eight clock cycles.
When shifting the input data, D7 is the first bit in and out of the shift register. While shifting data, the switches remain in their original configuration. When the 8 bits of data have
been shifted in, $\overline{\mathrm{CS}}$ is brought high. This updates the new switch configuration and inhibits further data from entering the shift register. Transitions at DIN and SCLK have no effect when $\overline{\mathrm{CS}}$ is high, and DOUT holds the last bit in the shift register.
The MAX335 three-wire serial interface is compatible with the SPI ${ }^{\text {TM }}$ and Microwire ${ }^{\text {TM }}$ standards. If interfacing with a Motorola processor serial interface, set CPOL $=0$. The MAX335 is considered a slave device (Figures 2 and 3). Upon power-up, the shift register contains all zeros, and all switches are off.
The latch that drives the analog switch is only updated on the rising edge of $\overline{C S}$ when SCLK is low. If SCLK is high when $\overline{C S}$ rises, the latch will not be updated until SCLK goes low. The $C P O L=1, C P H A=1$ SPI configuration does not update the latch correctly.

## Daisy Chaining

For a simple interface using several MAX335s, "daisy chain" the shift registers as shown in Figure 5. The $\overline{\mathrm{CS}}$ pins of all devices are connected together, and a stream of data is shifted through the MAX335s in series. When $\overline{\mathrm{CS}}$ is brought high, all switches are updated simultaneously. Additional shift registers may be included anywhere in series with the MAX335 data chain.

## Addressable Serial Interface

When several serial devices are configured as slaves, addressable by the processor, DIN pins of each MAX335 are connected together (Figure 6). Address decode logic individually controls $\overline{\mathrm{CS}}$ of each slave device. When a slave is selected, its $\overline{\mathrm{CS}}$ is brought low, data is shifted in, and $\overline{\mathrm{CS}}$ is brought high to latch the data. Typically, only one slave is addressed at a time. DOUT is not used.

## Digital Feedthrough

Digital feedthrough energy measures 100 nV -sec, which means that with no filtering at the signal channel, feedthrough from a sharply rising clock edge into an unfiltered switch channel can be measured at 1Vp-p for 100 ns. However, even 100 pF capacitance in the switch channel, when combined with the switch resistance, yields a filter that reduces this transient to 10 mVp -p typical. To reduce digital feedthrough, hysteresis ( 150 mV typ) was added to the SCLK input so triangle or sine waves may be used.


Figure 1. Timing Diagram


Figure 2. Three-Wire Interface Timing

Table 1. Serial-Interface Switch Programming

| DATA BITS |  |  |  |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 0 | X | X | X | X | X | X | X | Switch 7 open (off) |
| 1 | X | X | X | X | X | X | X | Switch 7 closed (on) |
| X | 0 | X | X | X | X | X | X | Switch 6 open |
| X | 1 | X | X | X | X | X | X | Switch 6 closed |
| X | X | 0 | X | X | X | X | X | Switch 5 open |
| X | X | 1 | X | X | X | X | X | Switch 5 closed |
| X | X | X | 0 | X | X | X | X | Switch 4 open |
| X | X | X | 1 | X | X | X | X | Switch 4 closed |
| X | X | X | X | 0 | X | X | X | Switch 3 open |
| X | X | X | X | 1 | X | X | X | Switch 3 closed |
| X | X | X | X | X | 0 | X | X | Switch 2 open |
| X | X | X | X | X | 1 | X | X | Switch 2 closed |
| X | X | X | X | X | X | 0 | X | Switch 1 open |
| X | X | X | X | X | X | 1 | X | Switch 1 closed |
| X | X | X | X | X | X | X | 0 | Switch 0 open |
| X | X | X | X | X | X | X | 1 | Switch 0 closed |

$X=$ Don't care


Figure 3. Connections for Microwire


THE DOUT-MISO CONNECTION IS NOT REQURIED FOR WRITING TO THE MAX335, BUT MAY BE USED FOR DATA-ECHO PURPOSES.

Figure 4. Connections for SPI


Figure 5. Daisy-Chained Connection


Figure 6. Addressable Serial Interface

## Applications Information

## $8 \times 1$ Multiplexer

To use the MAX335 as an $8 \times 1$ multiplexer, tie all drains together (COM0 to COM7); the mux inputs now source each switch ( NO 0 to NO ). Input a single 0 V to +3 V pulse at DIN. As this is clocked through the register by SCLK, each switch will sequence on one at a time.

## 4-2 Differential Multiplexer

To use the MAX335 as a 4-2 differential multiplexer, tie COM0 through COM3 together and COM4 through COM7 together. Differential inputs will be the source inputs as follows: (NO0, NO4), (NO1, NO5), (NO2, NO6), (NO3, NO7). Figure 7 shows the serial input control at DIN required to turn on two switches making a differential multiplexer.


Figure 7. Differential Multiplexer Input Control
$\overline{\mathrm{CS}}$ is held low for four clock pulses; the first pulse is clocked into the fifth switch position as the second pulse is clocked into the first switch position. $\overline{\mathrm{CS}}$ is pulled high to update switches; then $\overline{\mathrm{CS}}$ is pulled low, and SCLK advances pulses to S 1 and S 5 positions, where $\overline{\mathrm{CS}}$ is pulled high to update, etc.

## SPDT Switches

Tie COM0 to NO1 so that NO0 and COM1 are now inputs and COM0/NO1 is the common output. SP is common output. Up to four SPDT switches can be made from each MAX335. Multiples of four or more can be made by daisy chaining devices. In Figure 8, DIN is a pulse train. Again, $\overline{\mathrm{CS}}$ is held low to clock in pulses and $\overline{\mathrm{CS}}$ is pulled high to update; $\overline{\mathrm{CS}}$ is held low to shift pulses, then pulled high to update, etc.


## Reset Function

Pulsing $\mathrm{V}_{\mathrm{L}}$ below +0.8 V initiates the power-up reset function. The switches are set to the off position, and the serial shift register is reset to all zeros.

## Power-Supply Operation

The MAX335 operates with $V= \pm 4.5 \mathrm{~V}$ to $\pm 20 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{L}}=+5 \mathrm{~V}$. With V - tied to ground, the part operates with $\mathrm{V}+=+10 \mathrm{~V}$ to +30 V .

The $\mathrm{V}_{\mathrm{L}}$ supply sets T LL input compatibility at a 1.6 V switching threshold. As $\mathrm{V}_{\mathrm{L}}$ is raised, the switching threshold is raised, so the part is no longer TTL compatible. The MAX335 also operates with a single power supply: $\mathrm{V}_{\mathrm{L}}=$ $\mathrm{V}+$ and $\mathrm{V}-=0 \mathrm{~V}$. With $\mathrm{V}_{\mathrm{L}}$ tied to $\mathrm{V}+$, the $\mathrm{V}_{\mathrm{L}}$ supply cannot be used as a reset function.

Chip Topography


TRANSISTOR COUNT: 387
SUBSTRATE CONNECTED TO V+.

Figure 8. Serial-Input Control for SPDT Switch

## Package Information




## Package Information (continued)



## Package Information (continued)



## Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 4 | $7 / 17$ | Updated Min and Typ values of Break-Before-Make Delay in <br> Electrical Characteristics table | 3 |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Analogue Switch ICs category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
FSA3051TMX NLAS4684FCTCG NLAS5223BLMNR2G NLVAS4599DTT1G NLX2G66DMUTCG 425541DB 425528R 099044FB NLAS5123MNR2G PI5A4157CEX NLAS4717EPFCT1G PI5A3167CCEX SLAS3158MNR2G PI5A392AQE PI5A4157ZUEX PI5A3166TAEX FSA634UCX XS3A1T3157GMX TC4066BP(N,F) DG302BDJ-E3 PI5A100QEX HV2605FG-G HV2301FG-G RS2117YUTQK10 RS2118YUTQK10 RS2227XUTQK10 ADG452BRZ-REEL7 MAX4066ESD+ MAX391CPE+ MAX4730EXT+T MAX314CPE+ BU4066BCFV-E2 MAX313CPE+ BU4S66G2-TR NLASB3157MTR2G TS3A4751PWR NLAS4157DFT2G NLAST4599DFT2G NLAST4599DTT1G DG419LDY+T DG300BDJ-E3 DG2503DB-T2-GE1 TC4W53FU(TE12L,F) HV2201FG-G 74HC2G66DC. 125 DG3257DN-T1-GE4 ADG619BRMZ-REEL ADG1611BRUZ-REEL7 DG2535EDQ-T1-GE3 LTC201ACN\#PBF

