# Serially Controlled, Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers 

General Description
The MAX349/MAX350 are 8-channel and dual 4-channel serially controlled multiplexers (muxes). These muxes conduct equally well in either direction. On-resistance ( $100 \Omega \mathrm{max}$ ) is matched between switches to $16 \Omega$ max and is flat ( $10 \Omega$ max) over the specified signal range.
These CMOS devices can operate continuously with dual power supplies ranging from $\pm 2.7 \mathrm{~V}$ to $\pm 8 \mathrm{~V}$ or a single supply between +2.7 V and +16 V . Each mux can handle rail-to-rail analog signals. The off-leakage current is only 0.1 nA at $+25^{\circ} \mathrm{C}$ or 5 nA at $+85^{\circ} \mathrm{C}$.
Upon power-up, all switches are off and the internal shift registers are reset to zero.
The serial interface is compatible with SPI ${ }^{\text {TM }} /$ QSPI $^{\text {TM }}$ and MICROWIRETM. Functioning as a shift register, it allows data (at DIN) to be clocked in synchronously with the rising edge of clock (SCLK). The shift register's output (DOUT) enables several MAX349s or MAX350s to be daisy chained.
All digital inputs have 0.8 V or 2.4 V logic thresholds, ensuring both TTL and CMOS-logic compatibility when using $\pm 5 \mathrm{~V}$ supplies or a single +5 V supply.

Applications

Serial Data-Acquisition
Systems
Avionics
Audio Signal Routing

Industrial and Process-
Control Systems
ATE Equipment
Networking

- SPI/QSPI, MICROWIRE-Compatible Serial Interface
- 8 Separately Controlled SPST Switches
- Single 8-to-1 Mux (MAX349)

Dual 4-to-1 Mux (MAX350)

- $100 \Omega$ Signal Paths with $\pm 5 \mathrm{~V}$ Supplies
- Rail-to-Rail ${ }^{\circledR}$ Signal Handling
- Asynchronous RESET Input
- $\pm 2.7 \mathrm{~V}$ to $\pm 8 \mathrm{~V}$ Dual Supplies
+2.7 V to +16 V Single Supply
- >2kV ESD Protection per Method 3015.7
- TTL/CMOS-Compatible Inputs (with +5 V or $\pm 5 \mathrm{~V}$ Supplies)

Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX349CPN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 18 Plastic DIP |
| MAX349CWN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 18 Wide SO |
| MAX349CAP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 SSOP |
| MAX349C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice $^{*}$ |

Ordering Information continued at end of data sheet. *Contact factory for dice specifications.

Pin Configurations/Functional Diagrams


Pin Configurations continued at end of data sheet.
SPI and QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp.
Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.

## Serially Controlled, Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers

## ABSOLUTE MAXIMUM RATINGS

| Voltages Referenced to GND |
| :---: |
| V+ ................................................................-0.3V, +17V |
| V- .................................................................-17V, +0.3 V |
| V+ to V-.........................................................-0.3V, +17V |
|  |
| NO, COM ........................................... $\mathrm{V}-\mathrm{-} 2 \mathrm{~V}$ ) to (V+ + 2V) |
| Continuous Current into Any Terminal.......................... $\pm 30 \mathrm{~mA}$ |
| Peak Current, NO or COM |
| (pulsed at $1 \mathrm{~ms}, 10 \%$ duty cycle)............................. $\pm 100 \mathrm{~mA}$ |


|  |
| :---: |
| 18-Pin Plastic DIP (derate $11.11 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) .. 889 mW |
| 18-Pin SO (derate $9.52 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )............. 762 mW |
| 20-Pin SSOP (derate $8.00 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ......... 640 mW |
| 18-Pin CERDIP (derate $10.53 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )..... 842 mW |
| Operating Temperature Ranges |
| MAX349C_, MAX350C_- ............................ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| MAX349E_, MAX350E__.......................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| MAX349M__ MAX350M ${ }_{\text {_ }}$.......................- $55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range .........................-65 ${ }^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10sec) .......................... $+300^{\circ} \mathrm{C}$ |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS—Dual Supplies

$\left(\mathrm{V}+=+4.5 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}-=-4.5 \mathrm{~V}$ to $-5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  |  | MIN | TYP (Note 1) | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH |  |  |  |  |  |  |  |  |
| Analog Signal Range | Vcom, $\mathrm{V}_{\mathrm{NO}}$ |  |  | C, E, M | V- |  | V+ | V |
| COM-NO On-Resistance | Ron | $\begin{aligned} & \mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{COM}}= \pm 3 \mathrm{~V}, \mathrm{I}_{\mathrm{NO}}=1 \mathrm{~mA} \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 60 | 100 | $\Omega$ |
|  |  |  |  | C, E, M |  |  | 125 |  |
| COM-NO On-Resistance Match Between Channels (Note 2) | $\Delta \mathrm{RoN}$ | $\begin{aligned} & \mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{COM}}= \pm 3 \mathrm{~V}, \mathrm{I}_{\mathrm{NO}}=1 \mathrm{~mA} \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 16 | $\Omega$ |
|  |  |  |  | C, E, M |  |  | 20 |  |
| COM-NO On-Resistance Flatness (Note 2) | RFLAT(ON) | $\begin{aligned} & \mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, I_{\mathrm{NO}}=1 \mathrm{~mA} \\ & \mathrm{~V}_{\text {COM }}=-3 \mathrm{~V}, 0 \mathrm{~V}, 3 \mathrm{~V} \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 10 | $\Omega$ |
|  |  |  |  | C, E, M |  |  | 15 |  |
| NO Off-Leakage Current (Note 3) | INO(OFF) | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{COM}}=-4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}=4.5 \mathrm{~V} \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 | 0.002 | 0.1 | nA |
|  |  |  |  | C, E | -5 |  | 5 |  |
|  |  |  |  | M | -10 |  | 10 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{COM}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}=-4.5 \mathrm{~V} \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 | 0.002 | 0.1 |  |
|  |  |  |  | C, E | -5 |  | 5 |  |
|  |  |  |  | M | -10 |  | 10 |  |
| COM Off-Leakage Current (Note 3) | ICOM(OFF) | $\begin{aligned} & \mathrm{V}+=5.5 \mathrm{~V}, \\ & \mathrm{~V}-=-5.5 \mathrm{~V}, \\ & \mathrm{~V} \mathrm{COM}= \\ & \pm 4.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}= \pm 4.5 \mathrm{~V} \end{aligned}$ | MAX349 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 | 0.002 | 0.1 | nA |
|  |  |  |  | C, E | -10 |  | 10 |  |
|  |  |  |  | M | -100 |  | 100 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 | 0.002 | 0.1 |  |
|  |  |  | MAX350 | C, E | -5 |  | 5 |  |
|  |  |  |  | M | -50 |  | 50 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \\ & \mathrm{~V}-=-5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{COM}}= \\ & -4.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=4.5 \mathrm{~V} \end{aligned}$ | MAX349 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.2 | 0.002 | 0.2 |  |
|  |  |  |  | C, E | -10 |  | 10 |  |
|  |  |  |  | M | -100 |  | 100 |  |
|  |  |  | MAX350 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.2 | 0.002 | 0.2 |  |
|  |  |  |  | C, E | -5 |  | 5 |  |
|  |  |  |  | M | -50 | - | 50 |  |

# Serially Controlled, Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers 

## ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)

$\left(\mathrm{V}+=+4.5 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}-=-4.5 \mathrm{~V}$ to $-5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)$

| PARAMETER | SYMBOL | CONDITIONS |  |  | MIN | TYP (Note 1) | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COM On-Leakage Current (Note 3) | ICOM(ON) | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \\ & \mathrm{~V}-=-5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{COM}}=\mathrm{V}_{\mathrm{NO}}= \\ & \pm 4.5 \mathrm{~V} \end{aligned}$ | MAX349 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.2 | 0.001 | 0.2 | nA |
|  |  |  |  | C, E | -10 |  | 10 |  |
|  |  |  |  | M | -100 |  | 100 |  |
|  |  |  | MAX350 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.2 | 0.02 | 0.2 |  |
|  |  |  |  | C, E | -5 |  | 5 |  |
|  |  |  |  | M | -50 |  | 50 |  |
| DIGITAL I/O |  |  |  |  |  |  |  |  |
| DIN, SCLK, $\overline{\mathrm{CS}}, \overline{\mathrm{RESET}}$ Input Voltage Logic Threshold High | VIH |  |  | C, E, M | 2.4 |  |  | V |
| DIN, SCLK, $\overline{C S}, \overline{R E S E T}$ Input Voltage Logic Threshold Low | VIL |  |  | C, E, M |  |  | 0.8 | V |
| DIN, SCLK, $\overline{C S}, \overline{R E S E T}$ Input Current Logic High or Low | IIH, IIL | VIIN, VSCLK, $\mathrm{V} \overline{\mathrm{CS}}=0.8 \mathrm{~V}$ or 2.4 V |  | C, E, M | -1 | 0.03 | 1 | $\mu \mathrm{A}$ |
| DOUT Output Voltage Logic High | V ${ }_{\text {DOUT }}$ | IDOUT $=0.8 \mathrm{~mA}$ |  | C, E, M | 2.8 |  | V+ | V |
| DOUT Output Voltage Logic Low | VDOUT | IDOUT $=-1.6 \mathrm{~mA}$ |  | C, E, M | 0 |  | 0.4 | V |
| SCLK Input Hysteresis | SCLKHYST |  |  | C, E, M |  | 100 |  | mV |
| SWITCH DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |  |
| Turn-On Time | ton | From rising edge of $\overline{\mathrm{CS}}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 200 | 275 | ns |
|  |  |  |  | C, E, M |  |  | 400 |  |
| Turn-Off Time | toff | From rising edge of $\overline{\mathrm{CS}}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 90 | 150 | ns |
|  |  |  |  | C, E, M |  |  | 300 |  |
| Break-Before-Make Delay | tBBM | From rising edge of $\overline{C S}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 5 | 40 |  | ns |
| Charge Injection (Note 4) | $\mathrm{V}_{\text {cte }}$ | $\mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{V}_{\mathrm{NO}}=0 \mathrm{~V}, \mathrm{RS}^{\prime}=0 \Omega$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 1 | 10 | pC |
| NO Off-Capacitance | CNO(OFF) | $\mathrm{V}_{\mathrm{NO}}=\mathrm{GND}, \mathrm{f}=1 \mathrm{MHz}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 2 |  | pF |
| COM Off-Capacitance | Ccom(OFF) | VCOM $=$ GND, $\mathrm{f}=1 \mathrm{MHz}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 2 |  | pF |
| Switch On-Capacitance | C (ON) | $\begin{aligned} & V_{\mathrm{COM}}=\mathrm{V}_{\mathrm{NO}}=\mathrm{GND}, \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 8 |  | pF |
| Off-Isolation | VISO | $\begin{aligned} & \hline \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{NO}}=1 \mathrm{~V}_{\mathrm{RMS}, \mathrm{f}} \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | > 90 |  |  | dB |
| Channel-to-Channel Crosstalk | $\mathrm{V}_{\mathrm{CT}}$ | $\begin{aligned} & \mathrm{RL}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{NO}}=1 \mathrm{~V}_{\mathrm{RMS},} \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | $<-90$ |  |  | dB |
| POWER SUPPLY |  |  |  |  |  |  |  |  |
| Power-Supply Range | V+, V- |  |  | C, E, M | $\pm 3$ |  | $\pm 8$ | V |
| V+ Supply Current | $1+$ | $\begin{aligned} & \mathrm{DIN}=\overline{\mathrm{CS}}=\mathrm{SCLK}=0 \mathrm{~V} \text { or } \mathrm{V}+ \\ & \overline{\mathrm{RESET}}=0 \mathrm{~V} \text { or } \mathrm{V}+ \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 7 | 20 | $\mu \mathrm{A}$ |
|  |  |  |  | C, E, M |  |  | 30 |  |
| V- Supply Current | I- | $\begin{aligned} & \text { DIN }=\overline{\mathrm{CS}}=\mathrm{SCLK}=0 \mathrm{~V} \text { or } \mathrm{V}_{+}, \\ & \overline{\mathrm{RESET}}=0 \mathrm{~V} \text { or } \mathrm{V}_{+} \end{aligned}$ |  | TA $=+25^{\circ} \mathrm{C}$ | -1 | 0.1 | 1 | $\mu \mathrm{A}$ |
|  |  |  |  | C, E, M | -2 |  | 2 |  |

## Serially Controlled, Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers

TIMING CHARACTERISTICS-Dual Supplies (Figure 1)
$\left(\mathrm{V}+=+4.5 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}-=-4.5 \mathrm{~V}$ to $-5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)$

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | $\begin{aligned} & \text { TYP } \\ & \text { (Note 1) } \end{aligned}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SERIAL DIGITAL INTERFACE |  |  |  |  |  |  |
| SCLK Frequency | fSCLK |  | C, E, M | 0 | 2.1 | MHz |
| Cycle Time | tch + tcL |  | C, E, M | 480 |  | ns |
| $\overline{\text { CS }}$ Lead Time | tcss |  | C, E, M | 240 |  | ns |
| $\overline{\mathrm{CS}}$ Lag Time | tcSH2 |  | C, E, M | 240 |  | ns |
| SCLK High Time | tch |  | C, E, M | 190 |  | ns |
| SCLK Low Time | tCL |  | C, E, M | 190 |  | ns |
| Minimum Data Setup Time | tDs |  | C, E, M |  | $17 \quad 100$ | ns |
| Data Hold Time | tD |  | C, E, M | 0 | -17 | ns |
| DIN Data Valid after Falling SCLK (Note 4) | tDO | $50 \%$ of SCLK to $10 \%$ of DOUT,$C_{L}=10 p F$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 85 | ns |
|  |  |  | C, E, M |  | 400 |  |
| Rise Time of DOUT (Note 4) | tDR | $\begin{aligned} & 20 \% \text { of } V+\text { to } 70 \% \text { of } V_{+}, \\ & C L=10 p F \end{aligned}$ | C, E, M |  | 100 | ns |
| Allowable Rise Time at DIN, SCLK (Note 4) | tSCR | $\begin{aligned} & 20 \% \text { of } V+\text { to } 70 \% \text { of } V_{+}, \\ & C L=10 p F \end{aligned}$ | C, E, M |  | 2 | $\mu \mathrm{s}$ |
| Fall Time of DOUT (Note 4) | tDF | $\begin{aligned} & 20 \% \text { of } V+\text { to } 70 \% \text { of } V+, \\ & C L=10 p F \end{aligned}$ | C, E, M |  | 100 | ns |
| Allowable Fall Time at DIN, SCLK (Note 4) | tSCF | $\begin{aligned} & 20 \% \text { of } V+\text { to } 70 \% \text { of } V_{+}, \\ & C L=10 p F \end{aligned}$ | C, E, M |  | 2 | $\mu \mathrm{s}$ |
| $\overline{\text { RESET Minimum Pulse Width }}$ | trw |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 70 | ns |

Note 1: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
Note 2: $\Delta \operatorname{RON}=\operatorname{RON}(\max )-\operatorname{RON}(\min )$. On-resistance match between channels and on-resistance flatness are guaranteed only with specified voltages. Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.
Note 3: Leakage parameters are 100\% tested at maximum rated hot temperature and guaranteed by correlation at room temp.
Note 4: Guaranteed by design.
Note 5: Leakage testing at single supply is guaranteed by testing with dual supplies.
Note 6: See Figure 6. Off-isolation $=20 \log _{10} \mathrm{~V}_{\mathrm{COM}} / \mathrm{V}_{\mathrm{NO}}, \mathrm{V}_{\mathrm{COM}}=$ output. $\mathrm{NO}=$ input to off switch.
Note 7: Between any two switches. See Figure 3.

# Serially Controlled, Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers 

## ELECTRICAL CHARACTERISTICS-Single +5V Supply

$\left(\mathrm{V}+=+4.5 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  |  | MIN | $\begin{gathered} \text { TYP } \\ \text { (Note 1) } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH |  |  |  |  |  |  |  |  |
| Analog Signal Range | $\mathrm{V}_{\text {COM }}, \mathrm{V}_{\mathrm{NO}}$ |  |  | C, E, M | V- |  | V+ | V |
| COM-NO On-Resistance | Ron | $\begin{aligned} & \mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{VCOM}=3.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{NO}}=1 \mathrm{~mA} \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 125 | 175 | $\Omega$ |
|  |  |  |  | C, E, M |  |  | 225 |  |
| NO Off-Leakage Current (Notes 4, 5) | INO(OFF) | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=4.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=0 \mathrm{~V} \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 | 0.002 | 0.1 | nA |
|  |  |  |  | C, E | -5 |  | 5 |  |
|  |  |  |  | M | -10 |  | 10 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=4.5 \mathrm{~V} \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 | 0.002 | 0.1 |  |
|  |  |  |  | C, E | -5 |  | 5 |  |
|  |  |  |  | M | -10 |  | 10 |  |
| COM Off-Leakage Current (Notes 4, 5) | ICOM(OFF) | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{COM}}=4.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=0 \mathrm{~V} \end{aligned}$ | MAX349 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 | 0.002 | 0.1 | nA |
|  |  |  |  | C, E | -10 |  | 10 |  |
|  |  |  |  | M | -100 |  | 100 |  |
|  |  |  | MAX350 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 | 0.002 | 0.1 |  |
|  |  |  |  | C, E | -5 |  | 5 |  |
|  |  |  |  | M | -50 |  | 50 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{COM}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=4.5 \mathrm{~V} \end{aligned}$ | MAX349 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.2 | 0.002 | 0.2 |  |
|  |  |  |  | C, E | -10 |  | 10 |  |
|  |  |  |  | M | -100 |  | 100 |  |
|  |  |  | MAX350 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.2 | 0.002 | 0.2 |  |
|  |  |  |  | C, E | -5 |  | 5 |  |
|  |  |  |  | M | -50 |  | 50 |  |
| COM On-Leakage Current (Notes 4, 5) | $\mathrm{ICOM}(\mathrm{ON})$ | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{COM}}=\mathrm{V}_{\mathrm{NO}}= \\ & \pm 4.5 \mathrm{~V} \end{aligned}$ | MAX349 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.2 | 0.01 | 0.2 | nA |
|  |  |  |  | C, E | -10 |  | 10 |  |
|  |  |  |  | M | -100 |  | 100 |  |
|  |  |  | MAX350 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.2 | 0.02 | 0.2 |  |
|  |  |  |  | C, E | -5 |  | 5 |  |
|  |  |  |  | M | -50 |  | 50 |  |
| DIGITAL I/O |  |  |  |  |  |  |  |  |
| DIN, SCLK, $\overline{C S}, \overline{R E S E T}$ Input Voltage Logic Threshold High | VIH |  |  | C, E, M | 2.4 |  |  | V |
| DIN, SCLK, $\overline{C S}, \overline{R E S E T}$ Input Voltage Logic Threshold Low | VIL |  |  | C, E, M |  |  | 0.8 | V |
| DIN, SCLK, $\overline{C S}, \overline{R E S E T}$ Input Current Logic High or Low | IIH, IIL | VDIN, VSCLK, <br> $\mathrm{V} \overline{C S}=0.8 \mathrm{~V}$ or 2.4 V |  | C, E, M | -1 | 0.03 | 1 | $\mu \mathrm{A}$ |
| DOUT Output Voltage Logic High | VDOUT | IDOUT $=0.8 \mathrm{~mA}$ |  | C, E, M | 2.8 |  | V+ | V |
| DOUT Output Voltage Logic Low | V DOUT | IDOUT $=-1.6 \mathrm{~mA}$ |  | C, E, M | 0 |  | 0.4 | V |
| SCLK Input Hysteresis | SCLKHYST |  |  | C, E, M |  | 100 |  | mV |
| POWER SUPPLY |  |  |  |  |  |  |  |  |
| V+ Supply Current | I+ | $\begin{aligned} & \mathrm{DIN}=\overline{\mathrm{CS}}=\mathrm{SCLK}=0 \mathrm{~V} \text { or } \mathrm{V}_{+}, \\ & \overline{\mathrm{RESET}}=0 \mathrm{~V} \text { or } \mathrm{V}_{+} \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 7 | 20 | $\mu \mathrm{A}$ |
|  |  |  |  | C, E, M |  |  | 30 |  |

## Serially Controlled, Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers


$\left(\mathrm{V}+=+4.5 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | $\begin{gathered} \text { TYP } \\ \text { (Note 1) } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCH DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |
| Turn-On Time | ton | From rising edge of $\overline{\mathrm{CS}}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 160 | 400 | ns |
|  |  |  | C, E, M |  |  | 500 |  |
| Turn-Off Time | tofF | From rising edge of $\overline{\mathrm{CS}}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 60 | 200 | ns |
|  |  |  | C, E, M |  |  | 300 |  |
| Break-Before-Make Delay | tBBM | From rising edge of $\overline{\mathrm{CS}}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 15 |  | ns |
| Charge Injection (Note 4) | VCTE | $\mathrm{CL}_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{V} \mathrm{NO}=0 \mathrm{~V}, \mathrm{RS}=0 \Omega$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 1 | 10 | pC |
| Off-Isolation (Note 6) | VISO | $\begin{aligned} & R_{L}=50 \Omega, C_{L}=15 \mathrm{pF}, \\ & V_{N O}=1 V_{R M S}, f=100 \mathrm{kHz} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | > 90 |  | dB |
| Channel-to-Channel Crosstalk (Note 7) | VCT | $\begin{aligned} & R_{L}=50 \Omega, C_{L}=15 \mathrm{pF}, \\ & V_{\mathrm{NO}}=1 \mathrm{~V}_{\mathrm{RMS},} \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | <-90 |  | dB |

## Serially Controlled, Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers

## TIMING CHARACTERISTICS-Single +5 V Supply (Figure 1)

$\left(\mathrm{V}+=+4.5 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  |  | $\begin{gathered} \text { TYP } \\ \text { (Note 1) } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SERIAL DIGITAL INTERFACE |  |  |  |  |  |  |  |
| SCLK Frequency | fSCLK |  | C, E, M | 0 |  | 2.1 | MHz |
| Cycle Time (Note 4) | tCH + tCL |  | C, E, M | 480 |  |  | ns |
| $\overline{\mathrm{CS}}$ Lead Time (Note 4) | tcss |  | C, E, M | 240 |  |  | ns |
| $\overline{\mathrm{CS}}$ Lag Time (Note 4) | tCSH2 |  | C, E, M | 240 |  |  | ns |
| SCLK High Time (Note 4) | tch |  | C, E, M | 190 |  |  | ns |
| SCLK Low Time (Note 4) | tCL |  | C, E, M | 190 |  |  | ns |
| Minimum Data Setup Time (Note 4) | tDS |  | C, E, M |  | 17 | 100 | ns |
| Data Hold Time (Note 4) | tDH |  | C, E, M |  | -17 |  | ns |
| DIN Data Valid after Falling SCLK (Note 4) | tDo | $50 \%$ of SCLK to $10 \%$ of DOUT, $C_{L}=10 \mathrm{pF}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 85 |  | ns |
|  |  |  | C, E, M |  |  | 400 |  |
| Rise Time of DOUT (Note 4) | tDR | $\begin{aligned} & 20 \% \text { of } V+\text { to } 70 \% \text { of } V+, \\ & C L=10 p F \end{aligned}$ | C, E, M |  |  | 100 | ns |
| Allowable Rise Time at DIN, SCLK (Note 4) | tSCR | $\begin{aligned} & 20 \% \text { of } V+\text { to } 70 \% \text { of } V+, \\ & C L=10 p F \end{aligned}$ | C, E, M |  |  | 2 | $\mu \mathrm{s}$ |
| Fall Time of DOUT (Note 4) | tDF | $\begin{aligned} & 20 \% \text { of } V+\text { to } 70 \% \text { of } V_{+}, \\ & C_{L}=10 p F \end{aligned}$ | C, E, M |  |  | 100 | ns |
| Allowable Fall Time at DIN, SCLK (Note 4) | tSCF | $\begin{aligned} & 20 \% \text { of } V+\text { to } 70 \% \text { of } V+, \\ & C L=10 p F \end{aligned}$ | C, E, M |  |  | 2 | $\mu \mathrm{s}$ |
| $\overline{\text { RESET Minimum Pulse Width }}$ | trw |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 70 |  | ns |

Note 1: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
Note 2: $\Delta \mathrm{RON}=\operatorname{RON}(\max )$ - RON(min). On-resistance match between channels and on-resistance flatness are guaranteed only with specified voltages. Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.
Note 3: Leakage parameters are 100\% tested at maximum rated hot temperature and guaranteed by correlation at room temp.
Note 4: Guaranteed by design.
Note 5: Leakage testing at single supply is guaranteed by testing with dual supplies.
Note 6: See Figure 6. Off-isolation $=20 \log _{10} \mathrm{~V}_{\mathrm{COM}} / \mathrm{V}_{\mathrm{NO}}, \mathrm{V}_{\mathrm{COM}}=$ output. $\mathrm{NO}=$ input to off switch.
Note 7: Between any two switches. See Figure 3.

## Serially Controlled, Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers

ELECTRICAL CHARACTERISTICS-Single +3V Supply
$\left(\mathrm{V}+=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  |  | MIN | TYP <br> (Note 1) | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH |  |  |  |  |  |  |  |  |
| Analog Signal Range | $\mathrm{V}_{\mathrm{COM}}, \mathrm{V}_{\mathrm{NO}}$ |  |  | C, E, M | V- |  | V+ | V |
| COM-NO On-Resistance | Ron | $\begin{aligned} & \mathrm{V}_{+}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=1.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{NO}}=1 \mathrm{~mA} \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 270 | 500 | $\Omega$ |
|  |  |  |  | C, E, M |  |  | 600 |  |
| COM Off-Leakage Current (Notes 4, 5) | ICOM(OFF) | $\begin{aligned} & \mathrm{V}_{+}=3.6 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{com}}=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NO}}=0 \mathrm{~V} \end{aligned}$ | MAX349 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 | 0.002 | 0.1 | nA |
|  |  |  |  | C, E | -10 |  | 10 |  |
|  |  |  |  | M | -100 |  | 100 |  |
|  |  |  | MAX350 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 | 0.002 | 0.1 |  |
|  |  |  |  | C, E | -5 |  | 5 |  |
|  |  |  |  | M | -50 |  | 50 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{+}=3.6 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{com}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=3 \mathrm{~V} \end{aligned}$ | MAX349 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.2 | 0.002 | 0.2 |  |
|  |  |  |  | C, E | -10 |  | 10 |  |
|  |  |  |  | M | -100 |  | 100 |  |
|  |  |  | MAX350 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.2 | 0.002 | 0.2 |  |
|  |  |  |  | C, E | -5 |  | 5 |  |
|  |  |  |  | M | -50 |  | 50 |  |
| COM On-Leakage Current (Notes 4, 5) | ICOM(ON) | $\begin{aligned} & \mathrm{V}_{+}=3.6 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{COM}}=\mathrm{V}_{\mathrm{NO}}=3 \mathrm{~V} \end{aligned}$ | MAX349 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.2 | 0.01 | 0.2 | nA |
|  |  |  |  | C, E | -10 |  | 10 |  |
|  |  |  |  | M | -100 |  | 100 |  |
|  |  |  | MAX350 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.2 | 0.02 | 0.2 |  |
|  |  |  |  | C, E | -5 |  | 5 |  |
|  |  |  |  | M | -50 |  | 50 |  |
| DIGITAL I/O |  |  |  |  |  |  |  |  |
| DIN, SCLK, $\overline{\overline{C S}}, \overline{\overline{R E S E T}}$ Input Voltage Logic Threshold High | VIH |  |  | C, E | 2.4 |  |  | V |
| DIN, SCLK, $\overline{C S}, \overline{R E S E T}$ Input Voltage Logic Threshold Low | VIL |  |  | C, E |  |  | 0.8 | V |
| DIN, SCLK, $\overline{C S}, \overline{\text { RESET }}$ Input Current Logic High or Low | IIH, IIL | VDIN, Vsclk, $\mathrm{V}_{\overline{\mathrm{CS}}}=0.8 \mathrm{~V}$ or 2.4 |  | C, E | -1 | 0.03 | 1 | $\mu \mathrm{A}$ |
| DOUT Output Voltage Logic High | V ${ }_{\text {DOUT }}$ | IDOUT $=0.1 \mathrm{~mA}$ |  | C, E, M | 2.8 |  | V+ | V |
| DOUT Output Voltage Logic Low | VDOUT | IDOUT $=-1.6 \mathrm{~mA}$ |  | C, E, M | 0 |  | 0.4 | V |
| SCLK Input Hysteresis | SCLKHYST |  |  | C, E, M |  | 100 |  | mV |
| POWER SUPPLY |  |  |  |  |  |  |  |  |
| V+ Supply Current | I+ | $\begin{aligned} & \mathrm{DIN}=\overline{\mathrm{CS}}=\mathrm{SCLK}=0 \mathrm{~V} \text { or } \mathrm{V}+, \\ & \overline{\mathrm{RESET}}=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 6 | 20 | $\mu \mathrm{A}$ |
|  |  |  |  | C, E, M |  |  | 30 |  |

# Serially Controlled, Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers 

ELECTRICAL CHARACTERISTICS—Single +3 V Supply (continued)
$\left(\mathrm{V}+=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | $\begin{gathered} \text { TYP } \\ \text { (Note 1) } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCH DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |
| Turn-On Time (Note 4) | ton | From rising edge of $\overline{\mathrm{CS}}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 275 | 600 | ns |
|  |  |  | C, E, M |  |  | 700 |  |
| Turn-Off Time (Note 4) | toff | From rising edge of $\overline{\mathrm{CS}}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 120 | 300 | ns |
|  |  |  | C, E, M |  |  | 400 |  |
| Break-Before-Make Delay (Note 4) | tBBM | From rising edge of $\overline{\mathrm{CS}}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 5 | 15 |  | ns |
| Charge Injection (Note 4) | $V_{\text {cte }}$ | $\mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{V}_{\mathrm{NO}}=0 \mathrm{~V}, \mathrm{RS}=0 \Omega$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 1 | 10 | pC |
| Off-Isolation (Note 6) | VISO | $\begin{aligned} & R_{L}=50 \Omega, C_{L}=15 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{NO}}=1 \mathrm{~V}_{\mathrm{RMS},} \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | > 90 |  | dB |
| Channel-to-Channel Crosstalk (Note 7) | VCT | $\begin{aligned} & R_{L}=50 \Omega, C_{L}=15 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{NO}}=1 \mathrm{~V}_{\mathrm{RMS},} \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $<-90$ |  | dB |

## Serially Controlled, Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers

TIMING CHARACTERISTICS—Single +3V Supply (Figure 1)
$\left(\mathrm{V}+=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  |  | TYP <br> (Note 1) | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SERIAL DIGITAL INTERFACE |  |  |  |  |  |  |  |
| SCLK Frequency | fSCLK |  | C, E, M | 0 |  | 2.1 | MHz |
| Cycle Time (Note 4) | tch + tcl |  | C, E, M | 480 |  |  | ns |
| $\overline{\mathrm{CS}}$ Lead Time (Note 4) | tcss |  | C, E, M | 240 |  |  | ns |
| $\overline{\mathrm{CS}}$ Lag Time (Note 4) | tCSH2 |  | C, E, M | 240 |  |  | ns |
| SCLK High Time (Note 4) | tch |  | C, E, M | 190 |  |  | ns |
| SCLK Low Time (Note 4) | tCL |  | C, E, M | 190 |  |  | ns |
| Minimum Data Setup Time (Note 4) | tDs |  | C, E, M |  | 38 | 120 | ns |
| Data Hold Time (Note 4) | tDH |  | C, E, M |  | -38 |  | ns |
| DIN Data Valid after Falling SCLK (Note 4) | too | $50 \%$ of SCLK to $10 \%$ of DOUT, $C_{L}=10 \mathrm{pF}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 150 |  | ns |
|  |  |  | C, E, M |  |  | 400 |  |
| Rise Time of DOUT (Note 4) | tDR | $\begin{aligned} & 20 \% \text { of } V+\text { to } 70 \% \text { of } V+, \\ & C L=10 p F \end{aligned}$ | C, E, M |  |  | 100 | ns |
| Allowable Rise Time at DIN, SCLK (Note 4) | tSCR | $\begin{aligned} & 20 \% \text { of } V+\text { to } 70 \% \text { of } V+, \\ & C L=10 p F \end{aligned}$ | C, E, M |  |  | 2 | $\mu \mathrm{s}$ |
| Fall Time of DOUT (Note 4) | tDF | $\begin{aligned} & 20 \% \text { of } V+\text { to } 70 \% \text { of } V_{+}, \\ & C L=10 p F \end{aligned}$ | C, E, M |  |  | 100 | ns |
| Allowable Fall Time at DIN, SCLK (Note 4) | tSCF | $\begin{aligned} & 20 \% \text { of } \mathrm{V}+\text { to } 70 \% \text { of } \mathrm{V}_{+}, \\ & C_{L}=10 \mathrm{FF} \end{aligned}$ | C, E, M |  |  | 2 | $\mu \mathrm{s}$ |
| RESET Minimum Pulse Width (Note 4) | trw |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 105 |  | ns |

Note 1: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
Note 2: $\Delta \mathrm{RON}_{\mathrm{ON}}=\operatorname{RON}(\max )-\mathrm{RON}(\min )$. On-resistance match between channels and on-resistance flatness are guaranteed only with specified voltages. Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.
Note 3: Leakage parameters are $100 \%$ tested at maximum rated hot temperature and guaranteed by correlation at room temp.
Note 4: Guaranteed by design.
Note 5: Leakage testing at single supply is guaranteed by testing with dual supplies.
Note 6: See Figure 6. Off-isolation $=20 \log _{10} \mathrm{VCOM}_{\mathrm{CO}} / \mathrm{V} \mathrm{NO}, \mathrm{VCOM}=$ output. $\mathrm{NO}=$ input to off switch.
Note 7: Between any two switches. See Figure 3.

# Serially Controlled, Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers 

$\overline{\left(\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \text {, unless otherwise noted. }\right) ~}$
Typical Operating Characteristics


## Serially Controlled, Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers

Typical Operating Characteristics (continued)
$\left(\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)

DATA SETUP TIME vs. POSITIVE SUPPLY VOLTAGE


POWER-SUPPLY CURRENT
vs. TEMPERATURE


MINIMUM SCLK PULSE WIDTH vs. POSITIVE SUPPLY VOLTAGE


TOTAL HARM ONIC DISTORTION
vs. FREQUENCY


# Serially Controlled, Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers 

Pin Description

| PIN |  |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MAX349 |  | MAX350 |  |  |  |
| DIP/SO | SSOP | DIP/SO | SSOP |  |  |
| 1 | 1 | 1 | 1 | SCLK | Serial Clock Digital Input |
| 2 | 2 | 2 | 2 | V+ | Positive Analog Supply Voltage Input |
| 3 | 3 | 3 | 3 | DIN | Serial Data Digital Input |
| 4 | 4 | 4 | 4 | GND | Ground. Connect to digital ground. (Analog signals have no ground reference; they are limited to $\mathrm{V}+$ and V -.) |
| 5 | 5 | - | - | COM | Common Analog Switch (mux output) |
| 6-13 | 6-9, 11-14 | - | - | NOO-NO7 | Normally Open Analog Switch Inputs 0-7 |
| - | - | 5 | 5 | COMA | Common Analog Switch "A" (mux output) |
| - | - | 6-9 | 6-9 | NO0A-NO3A | Normally Open Analog Switch "A" Inputs 0-3 |
| - | - | 10-13 | 11-14 | NO3B-NO0B | Normally Open Analog Switch "B" Inputs 0-3 |
| - | - | 14 | 15 | COMB | Common Analog Switch "B" (mux output) |
| 14 | 10, 15, 16 | - | 10, 16 | N.C. | No Connect, not internally connected. |
| 15 | 17 | 15 | 17 | V- | Negative Analog Supply Voltage Input. Connect to GND for single-supply operation. |
| 16 | 18 | 16 | 18 | DOUT | Serial Data Digital Output. Output high is $\mathrm{V}_{+}$. |
| 17 | 19 | 17 | 19 | RESET | RESET Input. Connect to logic high (or $\mathrm{V}_{+}$) for normal operation. Drive low to set all switches off and set internal shift registers to 0 . |
| 18 | 20 | 18 | 20 | $\overline{\mathrm{CS}}$ | Chip-Select Digital Input (Figure 1) |

Note: NO and COM pins are identical and interchangeable. Either may be considered as an input or an output; signals pass equally well in either direction.


Figure 1. Timing Diagram

# Serially Controlled, Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers 

## Detailed Description

## Basic Operation

The MAX349/MAX350 are 8 -channel and dual 4 -channel, serially controlled multiplexers (muxes). These muxes are unusual in that any, all, or none of the input channels can be directed to the output. All switches are bidirectional, so inputs and outputs are interchangeable. When multiple inputs are connected to an output, they are also connected to one another, separated from each other only by the on-resistance of two switches. Both parts require eight bits of serial data to set all eight switches.

## Serial Digital Interface

The MAX349/MAX350 interface can be thought of as an 8 -bit shift register controlled by $\overline{\mathrm{CS}}$ (Figure 2). While $\overline{\mathrm{CS}}$ is low, input data appearing at DIN is clocked into the shift register synchronously with SCLK's rising edge. The input is an 8 -bit word, each bit controlling one of the eight switches (Tables 1 and 2). DOUT is the output of the shift register, with data appearing synchronously with SCLK's falling edge. Data at DOUT is simply the input data delayed by eight clock cycles.
When shifting the input data, D7 is the first bit in and out of the shift register. While shifting data, the switches remain in their previous configuration. When the eight bits of data have been shifted in, $\overline{\mathrm{CS}}$ is driven high. This updates the new switch configuration and inhibits further data from entering the shift register. Transitions at DIN and SCLK have no effect when CS is high, and DOUT holds the first input bit (D7) at its output.
More or fewer than eight clock cycles can be entered during the $\overline{\mathrm{CS}}$ low period. When this happens, the shift register contains only the last eight serial data bits, regardless of when they were entered. On the rising edge of $\overline{\mathrm{CS}}$, all switches are set to the corresponding states.
The MAX349/MAX350 three-wire serial interface is compatible with SPI, QSPI, and MICROWIRE standards. If interfacing with a Motorola processor serial interface, set CPOL $=0$. The MAX349/MAX350 are considered to be slave devices (Figures 2 and 3). At power-up, the shift register contains all zeros, and all switches are off.
The latch that drives the analog switch is updated on the rising edge of $\overline{C S}$, regardless of SCLK's state. This meets all SPI and QSPI requirements.

Daisy-Chaining
For a simple interface using several MAX349s and MAX350s, "daisy-chain" the shift registers as shown in Figure 5. The $\overline{\mathrm{CS}}$ pins of all devices are connected,
and a stream of data is shifted through the MAX349s or MAX350s in series. When $\overline{\mathrm{CS}}$ is brought high, all switches are updated simultaneously. Additional shift registers may be included anywhere in series with the MAX349/MAX350 data chain. Note that the DOUT high level is $V_{+}$, which may not be compatible with TLLCMOS devices if $\mathrm{V}_{+}$differs from the logic supply for these other devices.

## Addressable Serial Interface

When several serial devices are configured as slaves, addressable by the processor, DIN pins of each decode logic individually control CS of each slave device. When a slave is selected, its $\overline{\mathrm{CS}}$ pin is driven low, data is shifted in, and $\overline{\mathrm{CS}}$ is driven high to latch the data. Typically, only one slave is addressed at a time. DOUT is not used.

## Applications Information

## 8x1 Multiplexer

The MAX349 can be programmed normally, with only one channel selected for every eight clock pulses, or it can be programmed in a fast mode, where channel changing occurs on each clock pulse.
In fast mode, select the channels by sending a single high pulse (corresponding to the selected channel) at DIN, and a corresponding $\overline{\mathrm{CS}}$ low pulse for every eight clock pulses. As SCLK clocks this through the register, each switch sequences one channel at a time, starting with channel 0.


Figure 2. 3-Wire Interface Timing

# Serially Controlled, Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers 

Table 1. MAX349 Serial-Interface Switch Programming

| RESET | DATA BITS |  |  |  |  |  |  |  | MAX349 FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 0 | X | X | X | X | X | X | X | X | All switches open, D7-D0 $=0$ |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | All switches open, D7-D0 $=0$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | All switches closed to COM, D7-D0 = 1 |
| 1 | 0 | X | X | X | X | X | X | X | Switch 7 open (off) |
| 1 | 1 | X | X | X | X | X | X | X | Switch 7 closed to COM |
| 1 | X | 0 | X | X | X | X | X | X | Switch 6 open (off) |
| 1 | X | 1 | X | X | X | X | X | X | Switch 6 closed to COM |
| 1 | X | X | 0 | X | X | X | X | X | Switch 5 open (off) |
| 1 | X | X | 1 | X | X | X | X | X | Switch 5 closed to COM |
| 1 | X | X | X | 0 | X | X | X | X | Switch 4 open (off) |
| 1 | X | X | X | 1 | X | X | X | X | Switch 4 closed to COM |
| 1 | X | X | X | X | 0 | X | X | X | Switch 3 open (off) |
| 1 | X | X | X | X | 1 | X | X | X | Switch 3 closed to COM |
| 1 | X | X | X | X | X | 0 | X | X | Switch 2 open (off) |
| 1 | X | X | X | X | X | 1 | X | X | Switch 2 closed to COM |
| 1 | X | X | X | X | X | X | 0 | X | Switch 1 open (off) |
| 1 | X | X | X | X | X | X | 1 | X | Switch 1 closed to COM |
| 1 | X | X | X | X | X | X | X | 0 | Switch 0 open (off) |
| 1 | X | X | X | X | X | X | X | 1 | Switch 0 closed to COM |

Table 2. MAX350 Serial-Interface Switch Programming

| RESET | DATA BITS |  |  |  |  |  |  |  | MAX350 FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :--- |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| $\mathbf{0}$ | X | X | X | X | X | X | X | X | All switches open, D7-D0 = 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | All switches open, D7-D0 = 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | All "A" switches closed to COMA; All "B" <br> switches closed to COMB, D7-D0 = 1 |
| 1 | $\mathbf{0}$ | X | X | X | X | X | X | X | Switch NO0B open (off) |
| 1 | $\mathbf{1}$ | X | X | X | X | X | X | X | Switch NO0B closed |
| 1 | X | $\mathbf{0}$ | X | X | X | X | X | X | Switch NO1B open (off) |
| 1 | X | $\mathbf{1}$ | X | X | X | X | X | X | Switch NO1B closed |
| 1 | X | X | $\mathbf{0}$ | X | X | X | X | X | Switch NO2B open (off) |
| 1 | X | X | $\mathbf{1}$ | X | X | X | X | X | Switch NO2B closed |
| 1 | X | X | X | $\mathbf{0}$ | X | X | X | X | Switch NO3B open (off) |
| 1 | X | X | X | $\mathbf{1}$ | X | X | X | X | Switch NO3B closed |
| 1 | X | X | X | X | $\mathbf{0}$ | X | X | X | Switch NO3A open (off) |
| 1 | X | X | X | X | $\mathbf{1}$ | X | X | X | Switch NO3A closed |
| 1 | X | X | X | X | X | $\mathbf{0}$ | X | X | Switch NO2A open (off) |
| 1 | X | X | X | X | X | $\mathbf{1}$ | X | X | Switch NO2A closed |
| 1 | X | X | X | X | X | X | $\mathbf{0}$ | X | Switch NO1A open (off) |
| 1 | X | X | X | X | X | X | $\mathbf{1}$ | X | Switch NO1A closed |
| 1 | X | X | X | X | X | X | X | $\mathbf{0}$ | Switch NO0A open (off) |
| 1 | X | X | X | X | X | X | X | $\mathbf{1}$ | Switch NO0A closed |

$X=$ Don't care. Data bit $D 7$ is first bit in; data bit D0 is last in.

## Serially Controlled, Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers

Dual, Differential 4-Channel Multiplexer
The MAX350 can be programmed normally, with only one differential channel selected for every eight clock pulses, or it can be programmed in a fast mode, where channel changing occurs on each clock pulse.
In fast mode, select the channels by sending two high pulses, spaced four clock pulses apart (corresponding to the two selected channels) at DIN, and a corresponding $\overline{C S}$ low pulse for each of the first eight clock pulses. As SCLK clocks this through the register, each switch sequences one differential channel at a time, starting with channel 0 . Repeat this process for subse-


THE DOUT-SI CONNECTION IS NOT REQUIRED FOR WRITING TO THE MAX349/MAX350, BUT MAY BE USED FOR DATA-ECHO PURPOSES.

Figure 3. Connections for MICROWIRE
quent channel sequencing after the first eight bits have been sent. For even faster channel sequencing, send only one DIN high pulse and one CS low pulse for every four clock pulses.

Reset Function
RESET is the internal reset pin. It is usually connected to a logic signal or $\mathrm{V}_{+}$. Drive RESET low to open all switches and set the contents of the internal shift register to zero simultaneously. When RESET is high, the part functions normally and DOUT is sourced from $\mathrm{V}_{+}$. RESET must not be driven beyond $\mathrm{V}+$ or GND.


THE DOUT-MISO CONNECTION IS NOT REQUIRED FOR WRITING TO THE MAX349/MAX350, BUT MAY BE USED FOR DATA-ECHO PURPOSES.

Figure 4. Connections for SPI and QSPI


Figure 5. Daisy-Chained Connection

# Serially Controlled, Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers 



Figure 6. Addressable Serial Interface


Figure 7. Differential Multiplexer Input Control

## Power-Supply Considerations

## Overview

The MAX349/MAX350 construction is typical of most CMOS analog switches. It has three supply pins: $\mathrm{V}_{+}, \mathrm{V}$ and GND. $\mathrm{V}_{+}$and V - are used to drive the internal CMOS switches, and they set the limits of the analog voltage on any switch. Reverse ESD-protection diodes are internally connected between each analog signal pin and both $V_{+}$and V -. If any analog signal exceeds $\mathrm{V}+$ or V -, one of these diodes will conduct. During normal operation, these (and other) reverse-biased ESD diodes leak, forming the only current drawn from V+ or V-.

Virtually all the analog leakage current is through the ESD diodes. Although the ESD diodes on a given signal pin are identical, and therefore fairly well balanced, they are reverse biased differently. Each is biased by either V+ or V- and the analog signal. This means their leakages vary as the signal varies. The difference in the two diode leakages to the V+ and V- pins constitutes the analog signal-path leakage current. All analog leakage current flows to the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of either the same or opposite polarity.
There is no connection between the analog signal paths and GND.
V+ and GND power the internal logic and logic-level translators, and set both the input and output logic limits. The logic-level translators convert the logic levels to switched $\mathrm{V}_{+}$and V - signals to drive the analog signal gates. This drive signal is the only connection between the logic supplies (and signals) and the analog supplies. $\mathrm{V}_{+}$and V- have ESD-protection diodes to GND. The logic-level inputs and output have ESD protection to $\mathrm{V}_{+}$and to GND.
The logic-level thresholds are CMOS and TTL compatible when $\mathrm{V}+$ is +5 V . As $\mathrm{V}+$ rises, the threshold increases slightly. Therefore, when $\mathrm{V}+$ reaches +12 V , the threshold is about 3.1 V ; above the TTL-guaranteed high-level minimum of 2.8 V , but still compatible with CMOS outputs.

# Serially Controlled, Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers 

Bipolar Supplies
The MAX349/MAX350 operate with bipolar supplies from $\pm 3.0 \mathrm{~V}$ and $\pm 8 \mathrm{~V}$. The $\mathrm{V}+$ and V - supplies need not be symmetrical, but their sum cannot exceed the absolute maximum rating of 17 V . Do not connect the MAX349/MAX350 $\mathrm{V}+$ to +3 V and connect the logiclevel pins to TTL logic-level signals. This exceeds the absolute maximum ratings and can damage the part and/or external circuits.

Single Supply
The MAX349/MAX350 operate from single supplies between +3 V and +16 V when V - is connected to GND. All of the bipolar precautions must be observed.

High-Frequency Performance
In $50 \Omega$ systems, signal response is reasonably flat up to 50 MHz (see Typical Operating Characteristics). Above 20 MHz , the on response has several minor peaks that are highly layout dependent. The problem is not turning the switch on, but turning it off. The off-state switch acts like a capacitor and passes higher frequencies with less attenuation. At 10 MHz , off-isolation is about -45 dB in $50 \Omega$ systems, becoming worse (approximately 20 dB per decade) as frequency increases. Higher circuit impedances also make off-isolation worse. Adjacent channel attenuation is about 3dB above that of a bare IC socket, and is entirely due to capacitive coupling.


TOP VIEW


# Serially Controlled, Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers 

## _Ordering Information (continued)

| PART | TEMP. RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX349EPN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18 Plastic DIP |
| MAX349EWN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18 Wide SO |
| MAX349EAP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 SSOP |
| MAX349MJN | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 18 CERDIP** |
| MAX350CPN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 18 Plastic DIP |
| MAX350CWN | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 18 Wide SO |
| MAX350CAP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 SSOP |
| MAX350C $/ \mathrm{D}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice ${ }^{*}$ |
| MAX350EPN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18 Plastic DIP |
| MAX350EWN | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 18 Wide SO |
| MAX350EAP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 SSOP |
| MAX350MJN | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $18 \mathrm{CERDIP**}$ |

* Contact factory for dice specifications.
** Contact factory for availability.


MAX350


TRANSISTOR COUNT: 500
SUBSTRATE CONNECTED TO ${ }^{+}$.

## Serially Controlled, Low-Voltage, 8-Channel/Dual 4-Channel Multiplexers



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Multiplexer Switch ICs category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
NLV74HC4066ADR2G HEF4051BP MC74HC4067ADTG DG508AAK/883B NLV14051BDG 016400E PI3V512QE 7705201EC PI2SSD3212NCE PI3L100QE NLAS3257CMX2TCG PI5A3157BC6EX PI3V512QEX PI3DBS16213ZLEX PI3DBS16415ZHEX PS509LEX MUX36S16IRSNR 74LVC1G3157GM-Q10X TC7W53FK,LF CD4053BM96 MC74HC4053ADWR2G MAX4051AEEE+ HEF4053BT. 653 PI3L720ZHEX ADG1404YRUZ-REEL7 ADG1208YRZ-REEL7 MAX4704EUB+T ADG1406BRUZ-REEL7
CD4053BPWRG4 ADG658TRUZ-EP 74HC4053D.653 74HCT4052PW. 118 74LVC2G53DP. 125 74HC4052DB. 112 74HC4052PW. 112 74HC4053DB. 112 74HC4067DB. 112 74HC4351DB. 112 74HCT4052D. 112 74HCT4052DB. 112 74HCT4351D.112 74LV4051PW. 112 FSA1256L8X_F113 PI5V330QE PI5V331QE 5962-8771601EA 5962-87716022A ADG5249FBRUZ ADG1438BRUZ ADG5207BCPZRL7

