



General Description

The MAX3816A DDC*/I²C extender automatically compensates for excess load capacitance of long DVITM, HDMITM, and VGA cables. A single MAX3816A placed at the display side of the link restores signal integrity bidirectionally for both DDC clock and data over 0 to 60 meters of cable.

The MAX3816A features compensation for cable capacitance with a guaranteed range up to 3000pF, typically beyond 5000pF. The MAX3816A detects statechange assertion by the logical "AND" of the source side and display side. It asserts the new state with a rail-to-rail slew-rate-limited driver capable of meeting I²C rise- and fall-time requirements under the full load of the cable. After assertion of the new state, a holdoff period of 2.5us prevents a subsequent state change while the cable channel settles.

Under full load at 100kbps, the MAX3816A consumes 25mW, excluding pullup resistors. It is available in a 16-pin TSSOP package and operates from 0°C to +70°C.

Applications

Front-Projector DVI/HDMI Inputs

High-Definition Televisions, Displays, and **Computer Monitors**

DVI/HDMI Cable-Extender Modules and Active Cable Assemblies

- ♦ DDC or I²C Cable Extension Up to 60 Meters at 100kbps for Both Clock and Data Channels
- ♦ Single-Sided Solution Requires Only One MAX3816A at the Display Side
- ♦ Compensates for Cable Capacitance, 0 to 3000pF Guaranteed (8x I²C Specification), or Beyond 5000pF Typical
- ♦ Parallel and Serial Operating Modes
- **♦ Prevents Ringing Due to Reflections by Terminating Transmission Line Impedance After Transitions**
- ♦ Use with MAX3815 TMDS® Equalizer to Form a **Complete Digital Video Extension Solution**
- ♦ 3.0V to 5.5V Power Supply
- ♦ Optional Voltage Translation Between 5V Cable DDC and 3.3V Display DDC Levels


Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX3816ACUE+	0°C to +70°C	16 TSSOP

⁺Denotes a lead-free/RoHS-compliant package

Pin Configuration appears at end of data sheet.

Typical Application Circuit (Parallel Mode)



*DDC (Display Data Channel) is part of the VESA Standard. TMDS is a registered trademark of Silicon Image, Inc.

DVI is a trademark of Digital Display Working Group. HDMI is a trademark of HDMI Licensing, LLC.

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

Voltage Range (relative to V _{SS}) at V _{DD} , V _{CC} ,	
CLOCK_D, DATA_D, CLOCK_C, DATA_C,	
DRVR_EN, MODE	0.5V to +6.0V
Continuous Power Dissipation ($T_A = +70$ °C)	
(derate 11.1mW/°C above +70°C)	889mW

Voltage Range (relative to VSS) at GND_REF-0.5V to +0.5V Operating Junction Temperature (TJ) Range-55°C to +150°C Storage Ambient Temperature (TS) Range-40°C to +150°C Electrostatic Discharge (ESD)

Human Body Model> ±3kV

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +3.0V \text{ to } +5.5V, V_{DD} = +3.0V \text{ to } +5.5V, T_A = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}.$ Typical values are at $T_A = +25^{\circ}\text{C}, V_{CC} = +5.0V, V_{DD} = +3.3V,$ unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
POWER SUPPLY								
Supply Voltage	V _{CC} or V _{DD}	See the <i>Applications Information</i> section (Note 1)		3.0		5.5	V	
Supply Current	Icc	V _{CC} = 5.5V, V _{DD} = 5.5V, 100kbps, 60pF load on cable, 10pF load on display, current into V _{CC} pin			1.3	3.0	- mA	
	I _{DD}	V _{CC} = 5.5V, V _{DD} = 5.5V, 100kbps, 60pF load on cable, 10pF load on display, current into V _{DD} pin			4.3	7.0		
Supply Noise Tolerance		DC to 500kHz			100		m\/p_5	
Supply Noise Tolerance		DC to 60Hz (series mode)			700		mVp₋p	
CLOCK_C, DATA_C, CLOCK_D	D, DATA_D (Not	tes 2, 3)						
Output-High Voltage	VOH	Cable side (CLOCK_C, DATA_C)		V _{CC} - 0.1	Vcc		V	
Output-High voltage	VOH	Display side (CLOCK_D, DATA_[D)	V _{DD} - 0.1	V_{DD}		v	
Output-Low Voltage	VoL	V _{OL} achieved within 1µs of negative transition (see Figure 1a, State 2)			0.2	0.4	V	
	Valor	After V _{OL} is achieved, V _{HOLD} is the most positive level allowed side			15		% of	
	VHOLD	if logic level is 0 and no other driver is asserting low on the same node (series mode)	Display side		20		Supply	
High-to-Low Threshold	VTRIGIH	Threshold used to detect high-to-low transition relative to supply (V _{CC} for cable side, V _{DD} for display side)		75		% of Supply		
Low-to-High Threshold	VTDIOU	high transition relative to supply (V _{CC} for cable side, V _{DD} for Disp	Cable side		12.5		% of	
	VTRIGIL		Display side		17.5		Supply	
Output-High-State Current Limit		Output in ramp-up mode for DATA_C		5.0		16.5	mA	

ELECTRICAL CHARACTERISTICS (continued)


 $(V_{CC} = +3.0 \text{V to } +5.5 \text{V}, V_{DD} = +3.0 \text{V to } +5.5 \text{V}, T_A = 0 ^{\circ}\text{C} \text{ to } +70 ^{\circ}\text{C}.$ Typical values are at $T_A = +25 ^{\circ}\text{C}, V_{CC} = +5.0 \text{V}, V_{DD} = +3.3 \text{V}, v_{DD} = +3.3 \text{V}, v_{DD} = +3.0 \text{V}$ unless otherwise noted.)


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Rise Time (Note 4)	to	3.0V to 3.6V supply		700	1000	ns
	t _R	4.5V to 5.5V supply		700		
Fall Time (Note 4)	+-	3.0V to 3.6V supply		200	300	- ns
	tF	4.5V to 5.5V supply		300		
Driver On-Time		Driver asserting high or low		1750		ns
Driver Active Termination		Driver asserting high or low		60		Ω
TRANSITION SENSING						
Level-Sense Filter Delay		Time to transition decision and assert		300		ns
Holdoff Time	tholdoff	Data/clock sensing off during this period		2.5		μs
LVTTL/LVCMOS CONTROL INPUTS (DRVR_EN, MODE)						
Input-High Voltage	VIH		2.0			V
Input-Low Voltage	VIL				0.8	V
Input-High Current	I _{IH}	VIH(MIN) < VIN	-1		+1	μΑ
Input-Low Current	I _I L	VIN < VIL(MAX)	-1		+1	μΑ

- Note 1: While the MAX3816A is operable over the continuous range of 3.0V to 5.5V, the DDC application requires V_{CC} connection to DDC +5V.
- Note 2: All levels in the cable side clock and data I/O are referenced to GND_REF, unless otherwise noted.
- Note 3: All levels in the display side clock and data I/O are referenced to Vss, unless otherwise noted.
- **Note 4:** Rise time measured 30% to 70%; fall time measured 70% to 30%. Load range is 60pF to 3000pF on source side, and 10pF to 400pF on display side. Pullup resistors are chosen to supply I²C maximum of 3mA when asserting low state.


Typical Operating Characteristics

 $(V_{CC} = +5.0V, V_{DD} = +3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$





CLOCK_C TRANSIENT RESPONSE WITH AND WITHOUT MAX3816A, 30m CABLE LOAD (2350pf)




 $3.3k\Omega$ PULLUP RESISTOR AT EACH END OF CABLE. PULLDOWN SOURCE: 25Ω CMOS SWITCH SIGNAL INITIATED AND MEASURED AT REMOTE SOURCE.

Typical Operating Characteristics (continued)


 $(V_{CC} = +5.0V, V_{DD} = +3.3V, T_A = +25^{\circ}C, unless otherwise noted.)$

CLOCK_C TRANSIENT RESPONSE WITH AND WITHOUT MAX3816A, 30m CABLE LOAD WITH AND WITHOUT MAX3816A, 60m CABLE LOAD (3100pF)




 $3.3 k\Omega$ PULLUP RESISTOR AT EACH END OF CABLE. PULLDOWN SOURCE: 25Ω CMOS SWITCH SIGNAL INITIATED AND MEASURED AT REMOTE SOURCE.

CLOCK_C TRANSIENT RESPONSE (4700pF)




 $3.3 \text{k}\Omega$ PULLUP RESISTOR AT EACH END OF CABLE. PULLDOWN SOURCE: 25Ω CMOS SWITCH SIGNAL INITIATED AND MEASURED AT REMOTE SOURCE.

DATA_C TRANSIENT RESPONSE WITH AND WITHOUT MAX3816A, 60m CABLE LOAD (4700pF)




 $3.3k\Omega$ PULLUP RESISTOR AT EACH END OF CABLE. PULLDOWN SOURCE: 25Ω CMOS SWITCH SIGNAL INITIATED AND MEASURED AT REMOTE SOURCE.

CLOCK_C TRANSIENT RESPONSE WITH AND WITHOUT MAX3816A, 62pF CABLE LOAD



PULLUP RESISTORS: TWO $3.3k\Omega$ IN PARALLEL. PULLDOWN SOURCE: 25Ω CMOS SWITCH.


CABLE SIDE TRANSITION TIME vs. CABLE CAPACITANCE



Typical Operating Characteristics (continued)


 $(V_{CC} = +5.0V, V_{DD} = +3.3V, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$

SERIES MODE TRANSIENT RESPONSE (3000pf Cable Capacitance)





50m CABLE ON SOURCE SIDE, 330pF CAPACITANCE ON DISPLAY SIDE, $V_{\rm CC}=5V,\,V_{\rm DD}=5V$ CLOCK AND DATA INITIATED AT VIDEO SOURCE AND MEASURED AT MAX3816A

REFLECTION ABSORBED BY MAX3816A



60m CABLE, SIGNAL INITIATED AT DISPLAY SIDE





Pin Description

PIN	NAME	FUNCTION
1	DRVR_EN	Driver Enable Input, LVTTL/LVCMOS. Set high to enable all data and clock drivers for normal operation. Set low to disable drivers, permitting isolation of cable bus from display bus.
2	Vcc	Power Supply for Cable Side. In the DDC application, connect to DDC +5V. Connect 10µF or larger bypass capacitor as shown in Figure 6.
3	CLOCK_C	I ² C Cable-Side Clock with Cable Driver, CMOS Input/Output. Connect a 47k Ω pullup resistor to V _{CC} .
4	GND_REF	Cable-Side Ground Return. Connect directly to cable DDC ground wire. The MAX3816A circuitry uses the video source DDC GND as a threshold reference. Also connect 10µF or larger bypass capacitors as shown in Figure 6.
5	DATA_C	12 C Cable-Side Data with Cable Driver, CMOS Input/Output. Connect a 47k Ω pullup resistor to V _{CC} .
6	GND_REF	Cable-Side Ground Return (Alternate). Connected internally to pin 4 above.
7	Vcc	Power Supply for Cable Side (Alternate). Connected internally to pin 2 above.
8, 9, 10	DNC	Do Not Connect
11	V _{DD}	Power Supply for Display Side and Core Circuitry. Connect bypass capacitor as shown in Figure 6.
12	DATA_D	l ² C Display-Side Data, CMOS Input/Output. Connect a 2.2k Ω pullup resistor to V _{DD} for V _{DD} = 3.3V, or a 3.3k Ω pullup resistor to V _{DD} for V _{DD} = 5V.
13	Vss	Ground for Display Side and Core Circuitry. Connect bypass capacitors as shown in Figure 6.
14	CLOCK_D	I ² C Display-Side Clock, CMOS Input/Output. Connect a 2.2k Ω pullup resistor to V _{DD} for V _{DD} = 3.3V, or a 3.3k Ω pullup resistor to V _{DD} for V _{DD} = 5V.
15	V _{SS_T}	Must Be Connected to V _{SS} for Normal Operation
16	MODE	Mode Setting Input, LVTTL/LVCMOS. Force high for parallel mode (normal operation) and force low for serial operation.

Theory of Operation

The MAX3816A has parallel and series modes. The parallel mode is preferred for applications where high tolerance to noncompliant source and sink devices is desired (noncompliant V_{OL} from displays and noncompliant V_{IH} from sources are common). Further, the parallel mode can be operated with other speed-up devices on the same bus, either active (DRVR_EN = HI) or in bypass (DRVR_EN = LO).

Series mode is preferred for applications where high tolerance to ground offset or noise between and source and sink is needed. Series mode also isolates display circuits from transmission line reflections in very long cables, providing full isolation between cable and display buses. For in-display applications, series mode can provide level shifting between the 5V cable DDC and 3.3V display internal DDC.

A single MAX3816A is applied at the display side of the video link to compensate for excessive cable capacitance. The overall operation of the MAX3816A, for

either the DATA or CLOCK signal, can be summarized as follows (Figures 1a and 1b).

1) High state. Drivers off. Level sensing on.

If no client device is controlling the "wired-AND" bus from either the source or display side, all device drivers are off and the bus (including the MAX3816A) is waiting in the high state. The pullup resistors on each side are holding the bus up to VCC on the source side and VDD on the display side.

2) High-to-low transition. Drivers assert low. Level sensing off (Holdoff).

A change of state is initiated by any device driver pulling low. Once the signal transitions below 75% of the power supply, the MAX3816A drives both the source and display sides toward ground with a low-impedance driver, level sensing is turned off, and the holdoff timer is started. The source side is pulled down to the level of the Vss. This is accomplished using a low-impedance n-channel buffer that is designed to drive a 1 meter (60pF) to 60

MIXIN ______

meter (> 3000pF) cable with a controlled slew-rate. Similarly, the display side is pulled down to Vss with a controlled slew rate, open-drain n-channel MOS device. These buffers stay on for 1.75µs.

3) Low state. Level sensing off (Holdoff).

Level sensing remains off until the completion of the holdoff period, which is 2.5µs on both the clock and data channels.

In series mode, drivers maintain low level (at or below V_{HOLD}). Either the client pulldowns sustain the level below V_{OL}, or the MAX3816A sustains the level at V_{HOLD} if no other driver on the same node is pulling down. This action is in support of the "wired-AND" function across source and display sides.

4) Low state, drivers off. Level sensing on.

After the MAX3816A holdoff time completes, level sensing resumes.

In series mode, the MAX3816A supports a "wired-AND" connection between source and display sides; returning to the high state is supported only when all client sources turn off. If either the source or display side releases the bus, but not both, a MAX3816A level-sensing buffer senses the transition at VTRIGIL, supporting the existing low state by clamping the voltage to VHOLD and waiting for the remaining side to release the bus.

5) Low-to-high transition. Drivers on. Level sensing off (Holdoff).

A change of state is initiated when no device is holding the bus low on both source and display sides. When both sides exceed their respective VTRIGIL levels, the source side turns on a slew-rate controlled open-drain p-channel device, pulling up to VCC for 1.75µs. Simultaneously, the display side is released and the pullup resistors pull the display-side bus up to VDD, as per normal I²C operation.

6) High state. Drivers off. Level sensing off (Holdoff).

During holdoff, no transitions are sensed. The high state is maintained by external pullup resistors. Upon the end of holdoff, when the cable and display levels are above 85%, the state machine transitions to state (1); otherwise, it waits until levels raise above 85% to transition to state (1). Data, but not clock, has another exit from state (6) to (1) upon data source or data display levels dropping below 60%.

I²C continuous clock applications are not recommended for the MAX3816A. The MAX3816A is optimized for DDC applications with a noncontinuous clock.

Detailed Description

The MAX3816A DDC/I²C 2-wire extender consists of two controllers with level-shifters, cable drivers, display drivers, and level-sensing circuitry (Figure 2).

Controllers and Level Shifters

The MAX3816A functionality is governed by two controllers, one for CLOCK and one for DATA. Bidirectional signaling is fully supported on both CLOCK and DATA. The primary function of the controllers is to receive the state-change information from the source- and displayside level-sense circuitry and support the "wired-AND" function between the two. When the state changes, a holdoff period is timed during which the source and display drivers assert the next state, high or low, and all input sensing is ignored while I/O transients settle (Figure 3). The holdoff period is approximately 2.5µs. The cable transmission-line termination feature is active only during the first 1.75µs of holdoff, sufficiently long enough to absorb roundtrip reflections from a 60m cable.

In series mode, the CLOCK and DATA controllers isolate the source electronics from the display electronics. The cable side of the MAX3816A is referenced to VCC and GND_REF, and the display side is referenced to VDD and Vss. This power scheme provides tolerance to offset and noise between the source and display devices.

Cable Drivers

The low-impedance cable drivers (Figure 10) can charge and discharge at least 3000pF of capacitive cable load within the I 2 C rise and fall time limits. The drivers each incorporate a slew-rate limiter to control the amount of high-frequency energy transmitted. The cable drivers also provide a back termination impedance of approximately 60Ω to absorb transmission-line reflections returning to the driver. The cable drivers each include a high-state current-limiting feature to clamp the output current to less than 16mA.

After 1.75µs of driver assertion, following a decision to transition, the low-impedance drivers are turned off. Subsequently, when another device asserts a new state, it does not have to work against the low impedance of the MAX3816A.

Locally, connect a 47k Ω pullup resistor from CLOCK_C and DATA_C to VCC. This assumes that a 1.65k Ω pullup resistor resides at the opposite end of each channel.

Display Drivers

The display drivers (Figure 11) are typical open-drain pulldown devices capable of discharging up to 400pF of capacitive load within the I²C fall-time limits.

Locally, connect a 2.2k Ω pullup resistor from CLOCK_D and DATA_D to V_{DD} for V_{DD} = 3.3V, or a 3.3k Ω pullup resistor to V_{DD} for V_{DD} = 5V.

Level Sense

The MAX3816A's level-sensing circuitry monitors the incoming data for state transitions. When the CLOCK or DATA signal is high and drops below VTRIGIH, the controller ramps the outputs low. When the DATA and CLOCK are low and both rise above VTRIGIL, referenced to GND_REF on the source side or Vss on the display side, the output drives the level high.




Figure 1a. Clock State Machine Diagram




Figure 1b. Signal Waveform Example Showing States




Figure 2. Functional Diagram




Figure 3. Holdoff Operation




Figure 4. Holdoff with Decision Points Shown




Figure 5. Typical In-Display Application Circuit

Applications Information

Use Single MAX3816A at Display Side

A single MAX3816A is designed to achieve full 100kbps operation over 60m (200ft) of cable.

In-Display Application, Series Mode

When inserted at the front-end of a display, the source side of the MAX3816A should be powered by the source V_{CC} (typically 5V) and ground (GND_REF). The display-side V_{DD} should be powered by the local display supply (typically 3.3V) to level-shift and diminish the effects of supply noise and offset between source and display (Figure 5). Supply decoupling capacitors of at least $10\mu F$ should be connected close to the MAX3816A between GND_REF and V_{SS}, as well as between GND_REF and V_{CC}.

MAX3816A In-Display, Series Mode Advantages (See Figure 5)

- Long cable reach.
- The MAX3816A acts as a buffer between source and display. Hence, source reflections are isolated to the source side of the MAX3816A, protecting display circuits from reflections (stair-step waveforms).
- The MAX3816A can be turned off (DRVR_EN asserted low) to isolate source and display buses. The display bus can then operate independently of source-cable loading or malfunctions.
- Multiple MAX3816As can be used in parallel as an input mux to display, with only one "on" at a time.

Consideration

When using the level-shifter feature, as shown, and assuming the display 3.3V supply is off when the display is off, the Display EDID Prom will not be able to communicate to source DDC. If required, the solution is to either place a 5V EDID Prom on the source side of the MAX3816A or derive the 3.3V VDD from the DDC +5V supply.




Figure 6. External to Display, In Series

External Box or Cable Assembly Applications

Three implementations external to the display such as external box products or cable assemblies are shown in Figures 6, 7, and 8.

MAX3816A External to Display, In Series Advantages (See Figure 6)

- Long cable reach.
- The MAX3816A acts as a buffer between the source and display. Hence, source reflections are isolated to the source side of the MAX3816A, protecting display circuits from possible double clocking due to

- stair-step waveforms caused by very long cables with reflections.
- The MAX3816A can be turned off (DRVR_EN asserted low) to isolate source and display buses. The display bus can then operate independently of source-cable loading or malfunctions. Also, multiple MAX3816As can be used in parallel as an input mux to display, with only one "on" at a time.

Consideration

Only one series-connected MAX3816A is allowed on a bus. Two or more series-connected MAX3816A ICs will not function. If multiple MAX3816A ICs are expected, use the parallel applications in Figures 7 and 8.




Figure 7. External to Display, Switchable Series and Parallel Mode

MAX3816A External to Display, Switchable Series and Parallel Mode Advantages (See Figure 7)

- Long cable reach.
- In parallel mode, the MAX3816A is very tolerant of noncompliant DDC sources and sinks.
- The MAX3816A can be turned off and bypassed if another MAX3816A or speed-up device is being used on the same DDC.
- In parallel mode, the MAX3816A can be used simultaneously with other I²C speed-up devices.
- The MAX3816A acts as a buffer between source and display. Hence, source reflections are isolated to the

- source side of the MAX3816A, protecting display circuits from possible double clocking due to stair-step waveforms caused by very long cables with reflections.
- In series mode, the MAX3816A can be turned off (DRVR_EN asserted low) to isolate between source and display buses. The display bus can then operate independently of source-cable loading or malfunctions.

Consideration

Use a good quality CMOS switch with low resistance (< $20\Omega)$ and over/undervoltage tolerance.

4 ______/N/XI/M




Figure 8. External to Display, In Parallel

MAX3816A External to Display, In Parallel Advantages (See Figure 8)

- Medium-long cable reach.
- In parallel mode, the MAX3816A is very tolerant of noncompliant DDC sources and sinks.
- The MAX3816A can be turned off if another MAX3816A or speed-up device is being used on the same DDC.

 The MAX3816A can be turned off without isolating the display from the source side, letting DDC operate straight through unassisted or assisted.

Consideration

Long cable reflections can reach display circuits since the MAX3816A is not used as a buffer between source and display. Hence, very long cables could cause double-clocking at display circuits due to stair-step rise/fall waveforms due to reflections.

Interface Schematics




Figure 9. CLOCK_C/DATA_C Equivalent Interface Structure




Figure 10. CLOCK_D/DATA_D Equivalent Interface Structure







Figure 11. DRVR_EN Equivalent Interface Structure

Typical In-Display Operating Circuits






Typical In-Display Operating Circuits (continued)



Pin Configuration



Chip Information

TRANSISTOR COUNT: 5759
PROCESS: CMOS

Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
16 TSSOP	U16+2	<u>21-0066</u>

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Video ICs category:

Click to view products by Maxim manufacturer:

Other Similar products are found below:

M21328G-12 TW2964-LA2-CR TW9903-FB TW9919-PE1-GR ADV8003KBCZ-7T PI3HDX511DZLEX M23428G-33

PI7VD9008ABHFDE ADV7186BBCZ-TL ADV7186BBCZ-T-RL ADV8003KBCZ-7C PI3VDP411LSAZBEX PI3VDP411LSTZBEX

M23145G-14 PI3VDP411LSRZBEX BH76912GU-E2 CM5100-01CP TVP5160PNP TVP5151PBSR BA7603F-E2 LMH1208RTVT

BH76106HFV-TR BH76206HFV-TR ADV7179WBCPZ ADV7611BSWZ-P-RL ADV7180KCP32Z ADV7180WBCP32Z ADV7280KCPZ

ADV7280WBCPZ-M ADV7281WBCPZ-MA ADV7283WBCPZ ADV7283BCPZ ADV7282WBCPZ-M ADV7280KCPZ-M

ADV7280WBCPZ ADV7180KCP32Z-RL ADV7180BCP32Z-RL ADV7282AWBCPZ ADV7182AWBCPZ AD723ARUZ ADV7611BSWZ

ADV7181DWBCPZ-RL ADV7173KSTZ-REEL ADV7180WBST48Z-RL ADA4411-3ARQZ ADA4411-3ARQZ-R7 ADA4417-3ARMZ

ADA4417-3ARMZ-R7 ADA4424-6ARUZ ADA4431-1YCPZ-R7