# Serially Controlled, Low-Voltage, 8-Channel SPST Switch 

$\overline{\text { The MAX395 8-channel , serially controlled single-pole/sin- }}$
The MAX395 8-channel, serially controlled, single-pole/sin-gle-throw (SPST) analog switch offers eight separately controlled switches. The switches conduct equally well in either direction. On-resistance ( $100 \Omega \mathrm{max}$ ) is matched between switches to $5 \Omega$ max and is flat ( $10 \Omega$ max) over the specified signal range.
These CMOS devices can operate continuously with dual power supplies ranging from $\pm 2.7 \mathrm{~V}$ to $\pm 8 \mathrm{~V}$ or a single supply between +2.7 V and +16 V . Each switch can handle rail-to-rail analog signals. The off leakage current is only 0.1 nA at $+25^{\circ} \mathrm{C}$ or 5 nA at $+85^{\circ} \mathrm{C}$.
Upon power-up, all switches are off, and the internal shift registers are reset to zero. The MAX395 is electrically equivalent to two MAX391 quad switches controlled by a serial interface, and is pin compatible with the MAX335.
The serial interface is compatible with SPI ${ }^{T M} /$ QSPI $^{\text {TM }}$ and Microwire ${ }^{\text {TM }}$. Functioning as a shift register, it allows data (at DIN) to be clocked in synchronously with the rising edge of clock (SCLK). The shift register's output (DOUT) enables several MAX395s to be daisy chained.
All digital inputs have 0.8 V to 2.4 V logic thresholds, ensuring both TLL- and CMOS-logic compatibility when using $\pm 5 \mathrm{~V}$ supplies or a single +5 V supply.

Applications

| Serial Data-Acquisition | Industrial and Process- <br> Control Systems |
| :--- | :--- |
| Systems | ATE Equipment |
| Avionics | Networking |

Pin Configuration


| Features |
| :--- |
| SPI ${ }^{\text {TM } / Q S P I^{T M}, ~ M i c r o w i r e ~}{ }^{\text {TM }}$-Compatible Serial |
| Interface |
| 8 Separately Controlled SPST Switches |
| $100 \Omega$ Signal Paths with $\pm 5 \mathrm{~V}$ Supplies |
| Rail-to-Rail Signal Handling |

- Asynchronous RESET Input
- Pin Compatible with Industry-Standard MAX335
$\pm \pm 2.7 \mathrm{~V}$ to $\pm 8 \mathrm{~V}$ Dual Supplies +2.7 V to +16 V Single Supply
- >2kV ESD Protection per Method 3015.7
- TTL/CMOS-Compatible Inputs (with +5 V or $\pm 5 \mathrm{~V}$ Supplies)

Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX395CNG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Narrow Plastic DIP |
| MAX395CWG | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 24 Wide SO |
| MAX395C/D | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | Dice |
| MAX395ENG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Narrow Plastic DIP |
| MAX395EWG | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24 Wide SO |
| MAX395MRG | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 24 Narrow CERDIP** |

* Contact factory for dice specifications.
** Contact factory for availability.
Functional Diagram


SPI and QSPI are trademarks of Motorola, Inc. Microwire is a trademark of National Semiconductor Corp.
AMAXIN $\qquad$ Maxim Integrated Products
Call toll free 1-800-998-8800 for free samples or literature.

## Serially Controlled, Low-Voltage, 8-Channel SPST Switch

## ABSOLUTE MAXIMUM RATINGS



| Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) <br> Narrow Plastic DIP (derate $13.33 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )... 1067 mW <br> Wide SO (derate $11.76 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ).............. 941 mW <br> Narrow CERDIP (derate $12.50 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ).. .1000 mW Operating Temperature Ranges |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS—Dual Supplies

$\left(\mathrm{V}_{+}=+4.5 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}-=-4.5 \mathrm{~V}$ to $-5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are $\mathrm{at}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)$

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | $\begin{gathered} \text { TYP } \\ \text { (Note 1) } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH |  |  |  |  |  |  |  |
| Analog Signal Range | $\mathrm{V}_{\mathrm{COM}}, \mathrm{V}_{\mathrm{NO}}$ |  | C, E, M | V- |  | V+ | V |
| COM, NO On-Resistance | Ron | $\begin{aligned} & \mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{COM}}= \pm 3 \mathrm{~V}, \mathrm{I}_{\mathrm{NO}}=1 \mathrm{~mA} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 60 | 100 | $\Omega$ |
|  |  |  | C, E, M |  |  | 125 |  |
| COM, NO On-Resistance Match Between Channels (Note 2) | $\triangle \mathrm{RON}$ | $\begin{aligned} & \mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{COM}}= \pm 3 \mathrm{~V}, \mathrm{I}_{\mathrm{NO}}=1 \mathrm{~mA} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 5 | $\Omega$ |
|  |  |  | C, E, M |  |  | 10 |  |
| COM, NO On-Resistance Flatness (Note 2) | Rflat(on) | $\begin{aligned} & \mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, \mathrm{I}_{\mathrm{NO}}=1 \mathrm{~mA} \\ & \mathrm{~V}_{\mathrm{COM}}=-3 \mathrm{~V}, 0 \mathrm{~V}, 3 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 10 | $\Omega$ |
|  |  |  | C, E, M |  |  | 15 |  |
| NO Off Leakage Current (Note 3) | INO(OFF) | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{COM}}=-4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}=4.5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 | 0.002 | 0.1 | nA |
|  |  |  | C, E, M | -10 |  | 10 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{COM}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}=-4.5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 | 0.002 | 0.1 |  |
|  |  |  | C, E, M | -10 |  | 10 |  |
| COM Off Leakage Current (Note 3) | ICOM(OFF) | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{COM}}=-4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}=4.5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 | 0.002 | 0.1 | nA |
|  |  |  | C, E, M | -10 |  | 10 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{COM}}=4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}=-4.5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 0.1 | 0.002 | 0.1 |  |
|  |  |  | C, E, M | -10 |  | 10 |  |
| COM On Leakage Current (Note 3) | ICOM(ON) | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{COM}}=\mathrm{V}_{\mathrm{NO}}= \pm 4.5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.2 | 0.01 | 0.2 | nA |
|  |  |  | C, E, M | -20 |  | 20 |  |
| DIGITAL I/O |  |  |  |  |  |  |  |
| DIN, SCLK, $\overline{\mathrm{CS}}, \overline{\text { RESET }}$ Input Voltage Logic Threshold High | $\mathrm{V}_{\mathrm{IH}}$ |  | C, E, M | 2.4 |  |  | V |
| DIN, SCLK, $\overline{C S}, \overline{R E S E T}$ Input Voltage Logic Threshold Low | VIL |  | C, E, M |  |  | 0.8 | V |
| DIN, SCLK, $\overline{\mathrm{CS}}, \overline{\text { RESET }}$ Input Current Logic High or Low | IIH, IIL | VDIN, VSCLK, $\mathrm{V} \overline{\mathrm{CS}}=0.8 \mathrm{~V} \text { or } 2.4 \mathrm{~V}$ | C, E, M | -1 | 0.03 | 1 | $\mu \mathrm{A}$ |
| DOUT Output Voltage Logic High | VDOUT | IDOUT $=0.8 \mathrm{~mA}$ | C, E, M | 2.8 |  | V+ | V |
| DOUT Output Voltage Logic Low | V DOUT | IDOUT $=-1.6 \mathrm{~mA}$ | C, E, M | 0 |  | 0.4 | V |
| SCLK Input Hysteresis | SCLKHYST |  | C, E, M |  | 100 |  | mV |

# Serially Controlled, Low-Voltage, 8-Channel SPST Switch 

## ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)

$\left(\mathrm{V}+=+4.5 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}-=-4.5 \mathrm{~V}$ to $-5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | $\begin{gathered} \text { TYP } \\ \text { (Note 1) } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCH DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |
| Turn-On Time | ton | From rising edge of $\overline{\mathrm{CS}}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 200 | 400 | ns |
|  |  |  | C, E, M |  |  | 500 |  |
| Turn-Off Time | toff | From rising edge of $\overline{C S}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 90 | 400 | ns |
|  |  |  | C, E, M |  |  | 500 |  |
| Break-Before-Make Delay | tBBM | From rising edge of $\overline{C S}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 5 | 15 |  | ns |
| Charge Injection (Note 4) | $V_{\text {CTE }}$ | $\mathrm{CL}_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{V}_{\mathrm{NO}}=0 \mathrm{~V}, \mathrm{RS}=0 \Omega$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 2 | 10 | pC |
| NO Off Capacitance | $\mathrm{CNO}_{\text {(OFF) }}$ | $\mathrm{V}_{\mathrm{NO}}=\mathrm{GND}, \mathrm{f}=1 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 2 |  | pF |
| COM Off Capacitance | CCOM(OFF) | $\mathrm{V}_{\text {COM }}=\mathrm{GND}, \mathrm{f}=1 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 2 |  | pF |
| Switch On Capacitance | C (ON) | $\begin{aligned} & \mathrm{V}_{\mathrm{COM}}=\mathrm{V}_{\mathrm{NO}}=\mathrm{GND}, \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 8 |  | pF |
| Off Isolation | VISO | $\begin{aligned} & R_{L}=50 \Omega, C_{L}=15 \mathrm{pF}, \\ & V_{N O}=1 V_{R M S}, f=100 \mathrm{kHz} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | -90 |  | dB |
| Channel-to-Channel Crosstalk | $\mathrm{V}_{\mathrm{C}}$ T | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{NO}}=1 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | <-90 |  | dB |
| POWER SUPPLY |  |  |  |  |  |  |  |
| Power-Supply Range | $\mathrm{V}+$, V - |  | C, E, M | $\pm 3$ |  | $\pm 8$ | V |
| V+ Supply Current | $1+$ | $\begin{aligned} & \text { DIN }=\overline{\mathrm{CS}}=\mathrm{SCLK}=0 \mathrm{~V} \text { or } \mathrm{V}_{+}, \\ & \overline{\mathrm{RESET}}=0 \mathrm{~V} \text { or } \mathrm{V}_{+} \end{aligned}$ | TA $=+25^{\circ} \mathrm{C}$ |  | 7 | 20 | $\mu \mathrm{A}$ |
|  |  |  | C, E, M |  |  | 30 |  |
| V- Supply Current | I- | $\begin{aligned} & \text { DIN }=\overline{\mathrm{CS}}=\mathrm{SCLK}=0 \mathrm{~V} \text { or } \mathrm{V}_{+}, \\ & \overline{\mathrm{RESET}}=0 \mathrm{~V} \text { or } \mathrm{V}_{+} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1 | 0.1 | 1 | $\mu \mathrm{A}$ |
|  |  |  | C, E, M | -2 |  | 2 |  |

## Serially Controlled, Low-Voltage, 8-Channel SPST Switch

## @ TIMING CHARACTERISTICS-Dual Supplies (Figure 1)

() $\left(\mathrm{V}+=+4.5 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}-=-4.5 \mathrm{~V}$ to $-5.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  |  | $\begin{aligned} & \text { TYP } \text { MAX } \\ & \text { (Note 1) } \end{aligned}$ | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SERIAL DIGITAL INTERFACE |  |  |  |  |  |  |
| SCLK Frequency | fSCLK |  | C, E, M | 0 | 2.1 | MHz |
| Cycle Time | tch + tcl |  | C, E, M | 480 |  | ns |
| $\overline{\text { CS Lead Time }}$ | tcss |  | C, E, M | 240 |  | ns |
| $\overline{\overline{C S}}$ Lag Time | tcSH2 |  | C, E, M | 240 |  | ns |
| SCLK High Time | tch |  | C, E, M | 190 |  | ns |
| SCLK Low Time | tCL |  | C, E, M | 190 |  | ns |
| Data Setup Time | tDS |  | C, E, M | 200 | 17 | ns |
| Data Hold Time | tDH |  | C, E, M | 0 | -17 | ns |
| DIN Data Valid after Falling SCLK (Note 4) | tDo | $\begin{aligned} & 50 \% \text { of SCLK to } 10 \% \text { of DOUT, } \\ & C_{L}=10 \mathrm{pF} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 85 | ns |
|  |  |  | C, E, M |  | 400 |  |
| Rise Time of DOUT (Note 4) | tDR | $\begin{aligned} & 20 \% \text { of } V+\text { to } 70 \% \text { of } V_{+}, \\ & C_{L}=10 p F \end{aligned}$ | C, E, M |  | 100 | ns |
| Allowable Rise Time at DIN, SCLK (Note 4) | tSCR | $\begin{aligned} & \hline 20 \% \text { of } V_{+} \text {to } 70 \% \text { of } V_{+}, \\ & C_{L}=10 \mathrm{pF} \end{aligned}$ | C, E, M |  | 2 | $\mu \mathrm{s}$ |
| Fall Time of DOUT (Note 4) | tDF | $\begin{aligned} & 20 \% \text { of } V+\text { to } 70 \% \text { of } V_{+}, \\ & C_{L}=10 \mathrm{pF} \end{aligned}$ | C, E, M |  | 100 | ns |
| Allowable Fall Time at DIN, SCLK (Note 4) | tSCF | $\begin{aligned} & 20 \% \text { of } V_{+} \text {to } 70 \% \text { of } V_{+}, \\ & C_{L}=10 p F \end{aligned}$ | C, E, M |  | 2 | $\mu \mathrm{S}$ |
| RESET Minimum Pulse Width | trw |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 70 | ns |

Note 1: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column
Note 2: $\Delta \mathrm{RON}_{\mathrm{ON}}=\operatorname{RON}(\max )$ - RON(min). On-resistance match between channels and on-resistance flatness are guaranteed only with specified voltages. Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.
Note 3: Leakage parameters are 100\% tested at maximum rated hot temperature and guaranteed by correlation at room temp. Note 4: Guaranteed by design.
Note 5: Leakage testing at single supply is guaranteed by testing with dual supplies.
Note 6: See Figure 6. Off isolation $=20 \log _{10} \mathrm{~V}_{\mathrm{COM}} / \mathrm{V}_{\mathrm{NO}}, \mathrm{V}_{\mathrm{COM}}=$ output. $\mathrm{NO}=$ input to off switch.
Note 7: Between any two switches. See Figure 3.

# Serially Controlled, Low-Voltage, 8-Channel SPST Switch 

ELECTRICAL CHARACTERISTICS—Single +5V Supply
$\left(\mathrm{V}+=+4.5 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | $\begin{gathered} \text { TYP } \\ \text { (Note 2) } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH |  |  |  |  |  |  |  |
| Analog Signal Range | $\mathrm{V}_{\mathrm{COM}}$, $\mathrm{V}_{\mathrm{NO}}$ |  | C, E, M | V- |  | V+ | V |
| COM, NO On-Resistance | Ron | $\begin{aligned} & \mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V} \mathrm{VOM}=3.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{NO}}=1 \mathrm{~mA} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 125 | 175 | $\Omega$ |
|  |  |  | C, E, M |  |  | 225 |  |
| NO Off Leakage Current (Notes 4, 5) | INO(OFF) | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=4.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=0 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 | 0.002 | 0.1 | nA |
|  |  |  | C, E, M | -10 |  | 10 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=4.5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 | 0.002 | 0.1 |  |
|  |  |  | C, E, M | -10 |  | 10 |  |
| COM Off Leakage Current (Notes 4, 5) | ICOM(OFF) | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=4.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=0 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 | 0.002 | 0.1 | nA |
|  |  |  | C, E, M | -10 |  | 10 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=4.5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 | 0.002 | 0.1 |  |
|  |  |  | C, E, M | -10 |  | 10 |  |
| COM On Leakage Current (Notes 4, 5) | ICOM(ON) | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{COM}}=\mathrm{V}_{\mathrm{NO}}=4.5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.2 | 0.002 | 0.2 | nA |
|  |  |  | C, E, M | -20 |  | 20 |  |
| DIGITAL I/O |  |  |  |  |  |  |  |
| DIN, SCLK, $\overline{\mathrm{CS}}, \overline{\mathrm{RESET}}$ Input Voltage Logic Threshold High | $\mathrm{V}_{\mathrm{IH}}$ |  | C, E, M | 2.4 |  |  | V |
| DIN, SCLK, $\overline{\mathrm{CS}}, \overline{\mathrm{RESET}}$ Input Voltage Logic Threshold Low | VIL |  | C, E, M |  |  | 0.8 | V |
| DIN, SCLK, CS, RESET Input Current Logic High or Low | IIH, IIL | VDIN, VSCLK, <br> $\mathrm{V} \overline{\mathrm{CS}}=0.8 \mathrm{~V}$ or 2.4 V | C, E, M | -1 | 0.03 | 1 | $\mu \mathrm{A}$ |
| DOUT Output Voltage Logic High | VDOUT | IDOUT $=-0.8 \mathrm{~mA}$ | C, E, M | 2.8 |  | V+ | V |
| DOUT Output Voltage Logic Low | V DOUT | IDOUT $=1.6 \mathrm{~mA}$ | C, E, M | 0 |  | 0.4 | V |
| SCLK Input Hysteresis | SCLKHYST |  | C, E, M |  | 100 |  | mV |
| SWITCH DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |
| Turn-On Time | ton | From rising edge of $\overline{C S}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 200 | 400 | ns |
|  |  |  | C, E, M |  |  | 500 |  |
| Turn-Off Time | toff | From rising edge of $\overline{C S}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 90 | 400 | ns |
|  |  |  | C, E, M |  |  | 500 |  |
| Break-Before-Make Delay | tBBM | From rising edge of $\overline{\mathrm{CS}}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 15 |  | ns |
| Charge Injection (Note 4) | $V_{\text {cte }}$ | $\mathrm{C}_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{V}_{\mathrm{NO}}=0 \mathrm{~V}, \mathrm{RS}=0 \Omega$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 2 | 10 | pC |
| Off Isolation (Note 6) | VISO | $\begin{aligned} & R_{\mathrm{L}}=50 \Omega, \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{NO}}=1 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | -90 |  | dB |
| Channel-to-Channel Crosstalk (Note 7) | $\mathrm{V}_{\mathrm{CT}}$ | $\begin{aligned} & R_{L}=50 \Omega, C_{L}=15 \mathrm{pF}, \\ & V_{N O}=1 V_{R M S}, f=100 \mathrm{kHz} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | <-90 |  | dB |
| POWER SUPPLY |  |  |  |  |  |  |  |
| V+, V- Supply Current | $1+$ | $\begin{aligned} & \mathrm{DIN}=\overline{\mathrm{CS}}=\mathrm{SCLK}=0 \mathrm{~V} \text { or } \\ & \mathrm{V}_{+}, \overline{\mathrm{RESET}}=0 \mathrm{~V} \text { or } \mathrm{V}_{+} \end{aligned}$ | $\mathrm{T} A=+25^{\circ} \mathrm{C}$ |  | 7 | 20 | $\mu \mathrm{A}$ |
|  |  |  | C, E, M |  |  | 30 |  |

## Serially Controlled, Low-Voltage, 8-Channel SPST Switch

ก TIMING CHARACTERISTICS-Single +5V Supply (Figure 1)
-) ( $\mathrm{V}_{+}=+4.5 \mathrm{~V}$ to $+5.5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  |  | $\begin{gathered} \text { TYP } \\ \text { (Note 2) } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SERIAL DIGITAL INTERFACE |  |  |  |  |  |  |  |
| SCLK Frequency | fsclk |  | C, E, M | 0 |  | 2.1 | MHz |
| Cycle Time (Note 4) | tCH + tCL |  | C, E, M | 480 |  |  | ns |
| $\overline{\text { CS Lead Time (Note 4) }}$ | tcss |  | C, E, M | 240 |  |  | ns |
| $\overline{\text { CS Lag Time (Note 4) }}$ | tcSH2 |  | C, E, M | 240 |  |  | ns |
| SCLK High Time (Note 4) | tch |  | C, E, M | 190 |  |  | ns |
| SCLK Low Time (Note 4) | tcL |  | C, E, M | 190 |  |  | ns |
| Data Setup Time (Note 4) | tDS |  | C, E, M | 200 | 17 |  | ns |
| Data Hold Time (Note 4) | tDH |  | C, E, M | 0 | -17 |  | ns |
| DIN Data Valid after Falling SCLK (Note 4) | tDo | $\begin{aligned} & 50 \% \text { of SCLK to } 10 \% \text { of } \\ & \text { DOUT, } C L=10 \mathrm{pF} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 85 |  | ns |
|  |  |  | C, E, M |  |  | 400 |  |
| Rise Time of DOUT (Note 4) | tDR | $\begin{aligned} & 20 \% \text { of } V_{+} \text {to } 70 \% \text { of } V_{+}, \\ & C_{L}=10 p F \end{aligned}$ | C, E, M |  |  | 100 | ns |
| Allowable Rise Time at DIN, SCLK (Note 4) | tSCR | $\begin{aligned} & 20 \% \text { of } V_{+} \text {to } 70 \% \text { of } V_{+}, \\ & C_{L}=10 p F \end{aligned}$ | C, E, M |  |  | 2 | $\mu \mathrm{s}$ |
| Fall Time of DOUT (Note 4) | tDF | $\begin{aligned} & 20 \% \text { of } V_{+} \text {to } 70 \% \text { of } V_{+}, \\ & C_{L}=10 \mathrm{pF} \end{aligned}$ | C, E, M |  |  | 100 | ns |
| Allowable Fall Time at DIN, SCLK (Note 4) | tSCF | $\begin{aligned} & 20 \% \text { of } V_{+} \text {to } 70 \% \text { of } V_{+}, \\ & C_{L}=10 p F \end{aligned}$ | C, E, M |  |  | 2 | $\mu \mathrm{s}$ |
| RESET Minimum Pulse Width | trw |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 70 |  | ns |

Note 1: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column
Note 2: $\Delta \mathrm{RON}_{\mathrm{O}}=\operatorname{RON}(\max )-\mathrm{RON}(\min )$. On-resistance match between channels and on-resistance flatness are guaranteed only with specified voltages. Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.
Note 3: Leakage parameters are $100 \%$ tested at maximum rated hot temperature and guaranteed by correlation at room temp. Note 4: Guaranteed by design.
Note 5: Leakage testing at single supply is guaranteed by testing with dual supplies.
Note 6: See Figure 6. Off isolation = $20 \log _{10} \mathrm{~V}_{\mathrm{COM}} / \mathrm{V}_{\mathrm{NO}}, \mathrm{V}_{\mathrm{COM}}=$ output. $\mathrm{NO}=$ input to off switch.
Note 7: Between any two switches. See Figure 3.

# Serially Controlled, Low-Voltage, 8-Channel SPST Switch 

ELECTRICAL CHARACTERISTICS-Single +3 V Supply
$\left(\mathrm{V}+=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)$

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | $\begin{gathered} \text { TYP } \\ \text { (Note 2) } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH |  |  |  |  |  |  |  |
| Analog Signal Range | $\mathrm{V}_{\text {com }}$, $\mathrm{V}_{\text {NO }}$ |  | C, E, M | V- |  | V+ | V |
| COM, NO On-Resistance | Ron | $\begin{aligned} & \mathrm{V}_{+}=3.0 \mathrm{~V}, \mathrm{~V} \mathrm{VCOM}=1.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{NO}}=1 \mathrm{~mA} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 270 | 500 | $\Omega$ |
|  |  |  | C, E, M |  |  | 600 |  |
| NO Off Leakage Current (Notes 4, 5) | INO(OFF) | $\begin{aligned} & \mathrm{V}_{+}=3.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=0 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 | 0.002 | 0.1 | nA |
|  |  |  | C, E, M | -5 |  | 5 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{+}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=3 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 | 0.002 | 0.1 |  |
|  |  |  | C, E, M | -5 |  | 5 |  |
| COM Off Leakage Current (Notes 4, 5) | ICOM(OFF) | $\begin{aligned} & \mathrm{V}_{+}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=0 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 | 0.002 | 0.1 | nA |
|  |  |  | C, E, M | -5 |  | 5 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{+}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=3 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 0.1 | 0.002 | 0.1 |  |
|  |  |  | C, E, M | -5 |  | 5 |  |
| COM On Leakage Current (Notes 4, 5) | ICOM(ON) | $\begin{aligned} & \mathrm{V}_{+}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=3 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=0 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 | 0.002 | 0.1 | nA |
|  |  |  | C, E, M | -10 |  | 10 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{+}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}}=3 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 | 0.002 | 0.1 |  |
|  |  |  | C, E, M | -10 |  | 10 |  |
| DIGITAL I/O |  |  |  |  |  |  |  |
| DIN, SCLK, $\overline{C S}, \overline{R E S E T}$ Input Voltage Logic Threshold High | $\mathrm{V}_{\mathrm{IH}}$ |  | C, E | 2.4 |  |  | V |
| DIN, SCLK, $\overline{\mathrm{CS}}, \overline{\text { RESET }}$ Input Voltage Logic Threshold Low | VIL |  | C, E |  |  | 0.8 | V |
| DIN, SCLK, $\overline{\mathrm{CS}}$, Input Current Logic High or Low | IIH, IIL | VIIN, VSCLK, $\mathrm{V} \overline{\mathrm{CS}}=0.8 \mathrm{~V} \text { or } 2.4 \mathrm{~V}$ | C, E | -1 | 0.03 | 1 | $\mu \mathrm{A}$ |
| DOUT Output Voltage Logic High | V DOUT | IDOUT $=0.1 \mathrm{~mA}$ | C, E, M | 2.8 |  | V+ | V |
| DOUT Output Voltage Logic Low | V DOUT | IDOUT $=-1.6 \mathrm{~mA}$ | C, E, M | 0 |  | 0.4 | V |
| SCLK Input Hysteresis | SCLKHYST |  | C, E, M |  | 100 |  | mV |
| SWITCH DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |
| Turn-On Time | ton | From rising edge of $\overline{\mathrm{CS}}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 260 | 600 | ns |
|  |  |  | C, E, M |  |  | 800 |  |
| Turn-Off Time | toff | From rising edge of $\overline{C S}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 90 | 300 | ns |
|  |  |  | C, E, M |  |  | 400 |  |
| Break-Before-Make Delay | tBBM | From rising edge of $\overline{\mathrm{CS}}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 15 |  | ns |
| Charge Injection (Note 4) | $V_{\text {CTE }}$ | $\mathrm{CL}_{\mathrm{L}}=1 \mathrm{nF}, \mathrm{V}_{\mathrm{NO}}=0 \mathrm{~V}, \mathrm{RS}=0 \Omega$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 2 | 10 | pC |
| Off Isolation (Note 6) | VISO | $\begin{aligned} & R_{L}=50 \Omega, C_{L}=15 \mathrm{pF}, \\ & V_{N O}=1 V_{R M S}, f=100 \mathrm{kHz} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | -90 |  | dB |
| Channel-to-Channel Crosstalk (Note 7) | $\mathrm{V}_{\mathrm{CT}}$ | $\begin{aligned} & R_{L}=50 \Omega, C_{L}=15 \mathrm{pF}, \\ & \mathrm{~V}_{\mathrm{NO}}=1 \mathrm{~V}_{\mathrm{RMS}}, \mathrm{f}=100 \mathrm{kHz} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | <-90 |  | dB |
| POWER SUPPLY |  |  |  |  |  |  |  |
| V+ Supply Current | $1+$ | $\begin{aligned} & \text { DIN }=\overline{\mathrm{CS}}=\mathrm{SCLK}=0 \mathrm{~V} \text { or } \mathrm{V}+ \\ & \overline{\mathrm{RESET}}=0 \mathrm{~V} \text { or } 5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 6 | 20 | $\mu \mathrm{A}$ |
|  |  |  | C, E, M |  |  | 30 |  |

## Serially Controlled, Low-Voltage, 8-Channel SPST Switch

10 TIMING CHARACTERISTICS-Single $+3 V$ Supply (Figure 1)
-) ( $\mathrm{V}_{+}=+3.0 \mathrm{~V}$ to $+3.6 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | $\begin{gathered} \text { TYP } \\ \text { (Note 2) } \end{gathered}$ | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SERIAL DIGITAL INTERFACE |  |  |  |  |  |  |  |
| SCLK Frequency | fsclk |  | C, E, M | 0 |  | 2.1 | MHz |
| Cycle Time (Note 4) | tch + tcl |  | C, E, M | 480 |  |  | ns |
| $\overline{\mathrm{CS}}$ Lead Time (Note 4) | tcss |  | C, E, M | 240 |  |  | ns |
| $\overline{\mathrm{CS}}$ Lag Time (Note 4) | tCSH2 |  | C, E, M | 240 |  |  | ns |
| SCLK High Time (Note 4) | tch |  | C, E, M | 190 |  |  | ns |
| SCLK Low Time (Note 4) | tcL |  | C, E, M | 190 |  |  | ns |
| Data Setup Time (Note 4) | tDS |  | C, E, M | 200 | 38 |  | ns |
| Data Hold Time (Note 4) | tDH |  | C, E, M | 0 | -38 |  | ns |
| DIN Data Valid after Falling SCLK (Note 4) | tDo | $50 \%$ of SCLK to $10 \%$ of DOUT, CL $=10 \mathrm{pF}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 150 |  | ns |
|  |  |  | C, E, M |  |  | 400 |  |
| Rise Time of DOUT (Note 4) | tDR | $\begin{aligned} & 20 \% \text { of } V_{+} \text {to } 70 \% \text { of } V_{+}, \\ & C_{L}=10 p F \end{aligned}$ | C, E, M |  |  | 300 | ns |
| Allowable Rise Time at DIN, SCLK (Note 4) | tSCR | $\begin{aligned} & 20 \% \text { of } V_{+} \text {to } 70 \% \text { of } V_{+}, \\ & C_{L}=10 p F \end{aligned}$ | C, E, M |  |  | 2 | $\mu \mathrm{s}$ |
| Fall Time of DOUT (Note 4) | tDF | $\begin{aligned} & 20 \% \text { of } V_{+} \text {to } 70 \% \text { of } V_{+}, \\ & C_{L}=10 p F \end{aligned}$ | C, E, M |  |  | 300 | ns |
| Allowable Fall Time at DIN, SCLK (Note 4) | tSCF | $\begin{aligned} & 20 \% \text { of } V_{+} \text {to } 70 \% \text { of } V_{+}, \\ & C_{L}=10 p F \end{aligned}$ | C, E, M |  |  | 2 | $\mu \mathrm{s}$ |
| RESET Minimum Pulse Width | trw |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 105 |  | ns |

Note 1: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
Note 2: $\Delta R_{O N}=\operatorname{RON}(\max )-\operatorname{RON}(\min )$. On-resistance match between channels and on-resistance flatness are guaranteed only with specified voltages. Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.
Note 3: Leakage parameters are $100 \%$ tested at maximum rated hot temperature and guaranteed by correlation at room temp.
Note 4: Guaranteed by design.
Note 5: Leakage testing at single supply is guaranteed by testing with dual supplies
Note 6: See Figure 6. Off isolation $=20 \log _{10} \mathrm{~V}_{\mathrm{COM}} / \mathrm{V}_{\mathrm{NO}}, \mathrm{V}_{\mathrm{COM}}=$ output. $\mathrm{NO}=$ input to off switch.
Note 7: Between any two switches. See Figure 3.

## Serially Controlled, Low-Voltage, 8-Channel SPST Switch



## Serially Controlled, Low-Voltage, 8-Channel SPST Switch

MAX395
Typical Operating Characteristics (continued)
$\left(\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)


vs. TEMPERATURE


MINIMUM SCLK PULSE WIDTH vs. POSITIVE SUPPLY VOLTAGE


TOTAL HARM ONIC DISTORTION vs. FREQUENCY


Pin Description

| PIN | NAME |  |
| :---: | :---: | :--- |
| 1 | SCLK | Serial Clock Digital Input |
| 2 | V+ | Positive Analog Supply Voltage Input |
| 3 | DIN | Serial Data Digital Input |
| 4 | GND | Ground. Connect to digital ground. (Analog signals have no ground reference; <br> they are limited to V+ and V-.) |
| $5,7,9,11,14,16,18,20$ | NO0-NO7 | Normally Open Analog Switches 0-7 |
| $6,8,10,12,13,15,17,19$ | COM0-COM7 | Common Analog Switches 0-7 |
| 21 | V- | Negative Analog Supply Voltage Input. Connect to GND for single-supply operation |
| 22 | DOUT | Serial Data Digital Output. (High is sourced from V+.) |
| 23 | $\overline{R E S E T}$ | Reset Input. Connect to digital (logic) supply (or V+). Drive low to set all switch- <br> es off and set internal shift registers to 0. |
| 24 | $\overline{\text { CS }}$ | Chip-Select Digital Input (Figure 1) |

Note: NO_and COM_pins are identical and interchangeable. Either may be considered as an input or an output; signals pass equally well in either direction.

## Serially Controlled, Low-Voltage, 8-Channel SPST Switch

## Detailed Description

Basic Operation
The MAX395's interface can be thought of as an 8-bit shift register controlled by $\overline{\mathrm{CS}}$ (Figure 2). While $\overline{\mathrm{CS}}$ is low, input data appearing at DIN is clocked into the shift register synchronously with SCLK's rising edge. The data is an 8 -bit word, each bit controlling one of eight switches in the MAX395 (Table 1). DOUT is the shift register's output, with data appearing synchronously with SCLK's falling edge. Data at DOUT is simply the input data delayed by eight clock cycles.
When shifting the input data, D7 is the first bit in and out of the shift register. While shifting data, the switches remain in their previous configuration. When the eight bits of data have been shifted in, CS is driven high. This updates the new switch configuration and inhibits further data from entering the shift register. Transitions at DIN and SCLK have no effect when CS is high, and DOUT holds the first input bit (D7) at its output.
More or less than eight clock cycles can be entered during the CS low period. When this happens, the shift
register will contain only the last eight serial data bits, regardless of when they were entered. On the rising edge of CS, all the switches will be set to the corresponding states.
The MAX395's three-wire serial interface is compatible with SPI $^{T M}$, QSPI $^{\text {TM }}$, and Microwire ${ }^{\text {TM }}$ standards. If interfacing with a Motorola processor serial interface, set CPOL $=0$. The MAX395 is considered a slave device (Figures 2 and 3). Upon power-up, the shift register contains all zeros, and all switches are off.
The latch that drives the analog switch is updated on the rising edge of CS, regardless of SCLK's state. This meets all the SPI and QSPI requirements.

Daisy Chaining
For a simple interface using several MAX395s, "daisy chain" the shift registers as shown in Figure 5. The CS pins of all devices are connected together, and a stream of data is shifted through the MAX395s in series. When $\overline{\mathrm{CS}}$ is brought high, all switches are updated simultaneously. Additional shift registers may be included anywhere in series with the MAX395 data chain.


Figure 1. Timing Diagram

## Serially Controlled, Low-Voltage, 8-Channel SPST Switch

MAX395


Addressable Serial Interface When several serial devices are configured as slaves, addressable by the processor, DIN pins of each decode logic individually control $\overline{C S}$ of each slave device. When a slave is selected, its $\overline{C S}$ pin is driven low, data is shifted in, and CS is driven high to latch the data. Typically, only one slave is addressed at a time. DOUT is not used.

## Applic ations Information

## Multiplexers

The MAX395 can be used as a multiplexer, but to obtain the same electrical performance with slightly improved programming speed, use the MAX349 8channel mux or the MAX350 dual 4-channel mux, both in 18-pin packages.

Figure 2. Three-Wire Interface Timing

Table 1. Serial-Interface Switch Programming

| RESET | DATA BITS |  |  |  |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 0 | X | X | X | X | X | X | X | X | All switches open, D7-D0 = 0 |
| 1 | 0 | X | X | X | X | X | X | X | Switch 7 open (off) |
| 1 | 1 | X | X | X | X | X | X | X | Switch 7 closed (on) |
| 1 | X | 0 | X | X | X | X | X | X | Switch 6 open (off) |
| 1 | X | 1 | X | X | X | X | X | X | Switch 6 closed (on) |
| 1 | X | X | 0 | X | X | X | X | X | Switch 5 open (off) |
| 1 | X | X | 1 | X | X | X | X | X | Switch 5 closed (on) |
| 1 | X | X | X | 0 | X | X | X | X | Switch 4 open (off) |
| 1 | X | X | X | 1 | X | X | X | X | Switch 4 closed (on) |
| 1 | X | X | X | X | 0 | X | X | X | Switch 3 open (off) |
| 1 | X | X | X | X | 1 | X | X | X | Switch 3 closed (on) |
| 1 | X | X | X | X | X | 0 | X | X | Switch 2 open (off) |
| 1 | X | X | X | X | X | 1 | X | X | Switch 2 closed (on) |
| 1 | X | X | X | X | X | X | 0 | X | Switch 1 open (off) |
| 1 | X | X | X | X | X | X | 1 | X | Switch 1 closed (on) |
| 1 | X | X | X | X | X | X | X | 0 | Switch 0 open (off) |
| 1 | X | X | X | X | X | X | X | 1 | Switch 0 closed (on) |

## Serially Controlled, Low-Voltage, 8-Channel SPST Switch

## 8x1 Multiplexer

To use the MAX395 as an $8 \times 1$ multiplexer, connect all common pins together (COM0-COM7) to form the mux output; the mux inputs are $\mathrm{NO} 0-\mathrm{NO}$.
The mux can be programmed normally, with only one channel selected for every eight clock pulses, or it can be programmed in a fast mode, where channel changing occurs on each clock pulse. In this mode, the channels are selected by sending a single high pulse (corresponding to the selected channel) at DIN, and a corresponding $\overline{C S}$ low pulse for every eight clock pulses. As this is clocked through the register by SCLK, each switch sequences one channel at a time, starting with Channel 7.


THEDOUT-SI CONNECTION IS NOT REQUIRED FOR WRITING TOTHE MAX395, BUT MAY BE USED FOR DATA-ECHO PURPOSES.

Dual, Differential 4-Channel Multiplexer To use the MAX395 as a dual ( $4 \times 2$ ) mux, connect COM0-COM3 together and connect COM4-COM7 together, forming the two outputs. The mux input pairs become $\mathrm{NO} / \mathrm{NO} 4, \mathrm{NO} 1 / \mathrm{NO} 5, \mathrm{NO} 2 / \mathrm{NO} 6$, and $\mathrm{NO} 3 / \mathrm{NO}$.
The mux can be programmed normally, with only one differential channel selected for every eight clock pulses, or it can be programmed in a fast mode, where channel changing occurs on each clock pulse.
In fast mode, the channels are selected by sending two high pulses spaced four clock pulses apart (corresponding to the two selected channels) at DIN, and a corresponding CS low pulse for each of the first eight clock pulses. As this is clocked through the register by


THE DOUT-MISO CONNECTION IS NOT REQUIRED FOR WRITING TO THE MAX395, BUT MAY BE USED FOR DATA-ECHO PURPOSES.

Figure 4. Connections for SPI and QSPI

Figure 3. Connections for Microwire


Figure 5. Daisy-Chained Connection
$\qquad$

## Serially Controlled, Low-Voltage, 8-Channel SPST Switch

MAX395


Figure 6. Addressable Serial Interface


Figure 7. Differential Multiplexer Input Control

SCLK, each switch sequences one differential channel at a time, starting with channel $7 / 0$. After the first eight bits have been sent, subsequent channel sequencing can occur by repeating this sequence or, even faster, by sending only one DIN high pulse and one $\overline{\mathrm{CS}}$ low pulse for each four clock pulses.

## SPDT Switches

To use the MAX395 as a quad, single-pole/doublethrow (SPDT) switch, connect COM0 to NO1, COM2 to NO3, COM4 to NO5, and COM6 to NO7, forming the four "common" pins. Program these four switches with pairs of instructions, as shown in Table 2.

Reset Function
RESET is the internal reset pin. It is usually connected to a logic signal or V+. Drive RESET low to open all switches and set the contents of the internal shift register to zero simultaneously. When RESET is high, the part functions normally and DOUT is sourced from $\mathrm{V}_{+}$. RESET must not be driven beyond $\mathrm{V}_{+}$or GND.

## Power-Supply Considerations

Overview The MAX395 construction is typical of most CMOS ana$\log$ switches. It has three supply pins: $\mathrm{V}_{+}, \mathrm{V}-$, and GND. $\mathrm{V}_{+}$and V - are used to drive the internal CMOS switches and to set the limits of the analog voltage on any switch. Reverse ESD-protection diodes are internally connected between each analog signal pin and both $\mathrm{V}_{+}$and V -. If any analog signal exceeds $\mathrm{V}_{+}$or V -, one of these diodes will conduct. During normal operation, these (and other) reverse-biased ESD diodes leak, forming the only current drawn from V+ or V-.

Virtually all the analog leakage current is through the ESD diodes. Although the ESD diodes on a given signal pin are identical, and therefore fairly well balanced, they are reverse biased differently. Each is biased by either $\mathrm{V}+$ or V - and the analog signal. This means their leakages vary as the signal varies. The difference in the two diode leakages to the $\mathrm{V}_{+}$and V - pins constitutes the analog signal-path leakage current. All analog leak-

# Serially Controlled, Low-Voltage, 8-Channel SPST Switch 

Table 2. SPDT Switch Programming

| RESET | DATA BITS |  |  |  |  |  |  |  | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 0 | X | X | X | X | X | X | X | X | All switches open, D7-D0 $=0$ |
| 1 | 0 | 1 | X | X | X | X | X | X | Switch 7 off and 6 on |
| 1 | 1 | 0 | X | X | X | X | X | X | Switch 6 off and 7 on |
| 1 | X | X | 0 | 1 | X | X | X | X | Switch 5 off and 4 on |
| 1 | X | X | 1 | 0 | X | X | X | X | Switch 4 off and 5 on |
| 1 | X | X | X | X | 0 | 1 | X | X | Switch 3 off and 2 on |
| 1 | X | X | X | X | 1 | 0 | X | X | Switch 2 off and 3 on |
| 1 | X | X | X | X | X | X | 0 | 1 | Switch 1 off and 0 on |
| 1 | X | X | X | X | X | X | 1 | 0 | Switch 0 off and 1 on |

age current flows to the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of either the same or opposite polarity.
There is no connection between the analog signal paths and GND.
V+ and GND power the internal logic and logic-level translators, and set both the input and output logic limits. The logic-level translators convert the logic levels to switched $\mathrm{V}_{+}$and V - signals to drive the analog signal gates. This drive signal is the only connection between the logic supplies (and signals) and the analog supplies. $\mathrm{V}_{+}$, and V - have ESD-protection diodes to GND. The logic-level inputs and output have ESD protection to $\mathrm{V}_{+}$and to GND.
The logic-level thresholds are CMOS and TTL compatible when $\mathrm{V}_{+}$is +5 V . As $\mathrm{V}_{+}$is raised, the threshold increases slightly. So when V+ reaches +12V, the threshold is about 3.1 V ; slightly above the TTL guaranteed high-level minimum of 2.8 V , but still compatible with CMOS outputs.

Bipolar Supplies
The MAX395 operates with bipolar supplies between $\pm 3.0 \mathrm{~V}$ and $\pm 8 \mathrm{~V}$. The $\mathrm{V}+$ and V - supplies need not be symmetrical, but their sum cannot exceed the absolute maximum rating of 17 V . Do not connect the MAX395 $V+$ to $+3 V$ and connect the logic-level pins to TTL logic-level signals. This exceeds the absolute maximum ratings and can damage the part and/or external circuits.

Single Supply
The MAX395 operates from a single supply between +3 V and +16 V when V - is connected to GND. All of the bipolar precautions must be observed.

High-Frequency Performance In $50 \Omega$ systems, signal response is reasonably flat up to 50 MHz (see Typical Operating Characteristics). Above 20 MHz , the on-response has several minor peaks that are highly layout dependent. The problem is not turning the switch on, but turning it off. The off-state switch acts like a capacitor and passes higher frequencies with less attenuation. At 10 MHz , off isolation is about -45 dB in $50 \Omega$ systems, becoming worse (approximately 20dB per decade) as frequency increases. Higher circuit impedances also make off isolation worse. Adjacent channel attenuation is about 3dB above that of a bare IC socket, and is due entirely to capacitive coupling.

## Serially Controlled, Low-Voltage, 8-Channel SPST Switch



TRANSISTOR COUNT: 500
SUBSTRATE CONNECTED TO $\mathrm{V}^{+}$.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
16 $\qquad$ Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600
© 1995 Maxim Integrated Products
Printed USA
МАХІМ is a registered trademark of Maxim Integrated Products.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Analogue Switch ICs category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
FSA3051TMX NLAS4684FCTCG NLAS5223BLMNR2G NLVAS4599DTT1G NLX2G66DMUTCG 425541DB 425528R 099044FB NLAS5123MNR2G PI5A4157CEX NLAS4717EPFCT1G PI5A3167CCEX SLAS3158MNR2G PI5A392AQE PI5A4157ZUEX PI5A3166TAEX FSA634UCX XS3A1T3157GMX TC4066BP(N,F) DG302BDJ-E3 PI5A100QEX HV2605FG-G HV2301FG-G RS2117YUTQK10 RS2118YUTQK10 RS2227XUTQK10 ADG452BRZ-REEL7 MAX4066ESD+ MAX391CPE+ MAX4730EXT+T MAX314CPE+ BU4066BCFV-E2 MAX313CPE+ BU4S66G2-TR NLASB3157MTR2G TS3A4751PWR NLAS4157DFT2G NLAST4599DFT2G NLAST4599DTT1G DG419LDY+T DG300BDJ-E3 DG2503DB-T2-GE1 TC4W53FU(TE12L,F) HV2201FG-G 74HC2G66DC. 125 DG3257DN-T1-GE4 ADG1611BRUZ-REEL7 DG2535EDQ-T1-GE3 LTC201ACN\#PBF 74LV4066DB,118

