

Click [here](#) for production status of specific part numbers.

## MAX40027

# Dual 280ps High-Speed Comparator, Ultra-Low Dispersion with LVDS Outputs

### General Description

The MAX40027 is a single-supply, dual high-speed comparator with a typical propagation delay of 280ps. The overdrive dispersion is extremely low (25ps, typ.), making these comparators ideal for time-of-flight, distance-measurement applications.

The input common mode range of 1.5V to  $V_{DD} + 0.1V$  is compatible with the output swings of several widely used high-speed trans-impedance amplifiers, such as the MAX40658, MAX40660, and MAX40661.

The output stage is LVDS (Low-Voltage Differential Signaling), which helps to minimize power dissipation and interfaces directly with many FPGAs and CPUs. Complementary outputs help in suppression of common-mode noise on each output line.

The MAX40027 is offered in a tiny, space-saving, 3mm x 2mm, 12-pin TDFN package with side-wettable flanks, and meets AEC-Q100 automotive qualification requirements. The MAX40027 operates over the  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  temperature range and runs from a 2.7V to 3.6V supply voltage.

### Applications


- Automotive ADAS
- Distance Sensing in LiDAR, RADAR, and SONAR
- Time-of-Flight Sensors
- High-Speed Differential Line Receivers
- High-Speed Triggering in Oscilloscopes
- Communications
- Oscillators
- Threshold Detectors
- High-Speed Level-Shifting
- Test and Measurement

### Benefits and Features

- Fast Propagation Delay: 280ps, Typ
- Low Overdrive Dispersion: 25ps ( $V_{OD} = 10\text{mV}$  to 1V)
- Supply Voltage 2.7V to 3.6V
- 45.9mW at 2.7V Supply (Each Comparator)
- Power-Efficient LVDS Outputs
- $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  Temperature Range
- Automotive AEC-Q100 Qualified
- Small, 3mm x 2mm TDFN Package with Side-Wettable Flanks

Ordering Information appears at end of data sheet.

### Functional Diagram



## Absolute Maximum Ratings

$V_{CC}$ to GND.....	-0.3V to +3.6V	Continuous Power Dissipation (Multilayer Board) ( $T_A = +70^\circ\text{C}$ , derate 15.94mW/ $^\circ\text{C}$ above $+70^\circ\text{C}$ .) .....	1274.90mW
IN1+, IN1-, IN2+, IN2- to GND .....	-0.3V to $V_{CC} + 0.3\text{V}$	Operating Temperature Range .....	$-40^\circ\text{C}$ to $+125^\circ\text{C}$
OUT1+, OUT1-, OUT2+, OUT2- to GND.....	-0.3V to $V_{CC} + 0.3\text{V}$	Junction Temperature .....	$+150^\circ\text{C}$
OUT1+ to OUT1-, or OUT2+ to OUT2- .....	-0.5V to +0.5V	Storage Temperature Range .....	$-40^\circ\text{C}$ to $+150^\circ\text{C}$
Current Into Any Pin (Continuous) .....	10mA	Soldering Temperature (reflow) .....	$+260^\circ\text{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Information

### 12 TDFN

Package Code	TD1232MY+1
Outline Number	<a href="#">21-100369</a>
Land Pattern Number	<a href="#">90-100136</a>
<b>Thermal Resistance, Four-Layer Board:</b>	
Junction-to-Ambient ( $\theta_{JA}$ )	62.75 $^\circ\text{C}/\text{W}$
Junction-to-Case Thermal Resistance ( $\theta_{JC}$ )	8.27 $^\circ\text{C}/\text{W}$

For the latest package outline information and land patterns (footprints), go to [www.maximintegrated.com/packages](http://www.maximintegrated.com/packages). Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to [www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial).

## Electrical Characteristics

( $V_{CC} = 3.3\text{V}$ ,  $V_{CM} = 2.5\text{V}$ ,  $R_{LOAD} = 100\Omega$ , connected from OUTx+ to OUTx-,  $T_A = -40^\circ\text{C}$  to  $+125^\circ\text{C}$ )

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage (Note 2)	$V_{CC}$	Guaranteed by PSRR specification	2.7		3.6	V
Supply Current (Per Comparator)	$I_{CC}$			17	23	mA
Power-Up Time	$t_{ON}$	Measured using supply current >75% of final value		20		$\mu\text{s}$
Power Supply Rejection Ratio (Note 2)	PSRR	$2.7\text{V} \leq V_{CC} \leq 3.6\text{V}$	50	80		dB
Input Common Mode Range (Note 2)	$V_{CM}$	Guaranteed by CMRR specification	1.5		$V_{CC} + 0.1$	V
Input Offset Voltage (Note 2)	$V_{OS}$	Over the input common mode range		0.5	5	mV
Common Mode Rejection Ratio (Note 2)	CMRR	Over the input common mode range	52	80		dB
Input Hysteresis (Note 2)	$V_{HYS}$			1.5		mV

## Electrical Characteristics (continued)

(V<sub>CC</sub> = 3.3V, V<sub>CM</sub> = 2.5V, R<sub>LOAD</sub> = 100Ω, connected from OUT<sub>x+</sub> to OUT<sub>x-</sub>, T<sub>A</sub> = -40°C to +125°C)










PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Input Bias Current	I <sub>B</sub>	Over the input common mode range. Inputs shorted together.			1.3	10	μA
Input Offset Current	I <sub>OS</sub>	V <sub>INx+</sub> = V <sub>INx-</sub>			0.1	4	μA
Input Capacitance	C <sub>IN</sub>	Either input, over entire Input common mode range			2		pF
Output Differential Voltage	V <sub>OUTDIFF</sub>	V <sub>OUTx+</sub> - V <sub>OUTx-</sub>		247	350	454	mV
Output Differential Voltage Match		V <sub>OUTx+</sub> - V <sub>OUTx-</sub>		-50		+50	mV
Output Common-Mode Voltage	V <sub>CMOUT</sub>	Either output polarity		1.125	1.23	1.375	V
Output Common-Mode Voltage Match		Either output polarity		-50		+50	mV
Output Common-Mode Transient		Either output transition polarity			18		mVp-p
Output Short-Circuit Current	I <sub>SC</sub>	Either output shorted to ground, either polarity				24	mA
		Outputs shorted together, either polarity		-12		+12	
Propagation Delay	t <sub>PD</sub>	20mV overdrive			270		ps
		100mV overdrive			280		
		200mV overdrive			280		
Jitter	t <sub>JITTER</sub>	Measured using square wave with Rise and Fall Time = 150ps, 100mV overdrive			2		ps
Overdrive Dispersion	t <sub>OD-disp</sub>	10mV to 1V			25		ps
		20mV to 100mV			10		
Rise Time	t <sub>R</sub>	From 25% to 75% output swing.	C <sub>L</sub> = 1pF		150		ps
Fall Time	t <sub>F</sub>	From 75% to 25% output swing.	C <sub>L</sub> = 1pF		165		ps
Output Skew		Measured using square wave with Rise and Fall Time = 150ps, 100mV overdrive	Propagation Delay difference between OUT <sub>x+</sub> and OUT <sub>x-</sub>		10		ps
Maximum Toggle Rate	T <sub>R</sub>	V <sub>OUT</sub> = 550mV, V <sub>OD</sub> = 100mV			3		Gbps
Minimum Pulse Width					330		ps

**Note 1:** Limits are 100% tested at T<sub>A</sub> = +25°C. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.

**Note 2:** Specifications are guaranteed by design and characterization and not production tested.






Typical Operating Characteristics

( $R_{LOAD} = 100\Omega$ , connected from OUT+ to OUT-.)




Typical Operating Characteristics (continued)

( $R_{LOAD} = 100\Omega$ , connected from OUT+ to OUT-.)



Pin Configuration

12 SWTDFN-EP



Pin Description

PIN	NAME	FUNCTION
1, 4	GND	Ground. Signal and power return. Connect pins 1 and 4 together externally.
2	IN1+	Comparator 1 Non-Inverting Input
3	IN1-	Comparator 1 Inverting Input
5	IN2+	Comparator 2 Non-Inverting Input
6	IN2-	Comparator 2 Inverting Input
7, 10	V <sub>CC</sub>	Positive Supply. Connect pins 7 and 10 together externally.
8	OUT2-	Comparator 2 Inverting LVDS Output. Connect a 100Ω termination resistor between OUT2- and OUT2+. OUT2- is at logic-low if V <sub>IN2+</sub> is at higher voltage compared to V <sub>IN2-</sub> .
9	OUT2+	Comparator 2 Non-Inverting LVDS Output. Connect a 100Ω termination resistor between OUT2+ and OUT2-. OUT2+ is at logic-high if V <sub>IN2+</sub> is at higher voltage compared to V <sub>IN2-</sub> .
11	OUT1-	Comparator 1 Inverting LVDS Output. Connect a 100Ω termination resistor between OUT1- and OUT1+. OUT1- is at logic-low if V <sub>IN1+</sub> is at higher voltage compared to V <sub>IN1-</sub> .
12	OUT1+	Comparator 1 Non-Inverting LVDS Output. Connect a 100Ω termination resistor between OUT1+ and OUT1-. OUT1+ is at logic-high if V <sub>IN1+</sub> is at higher voltage compared to V <sub>IN1-</sub> .
EP	Exposed Pad	Exposed Pad. This pad must be connected to ground.

## Detailed Description

The MAX40027 is a single-supply, dual high-speed comparator with a typical propagation delay of 280ps. The overdrive dispersion is extremely low (25ps, typ.), making these comparators ideal for time-of-flight distance measurement applications.

The input common-mode range of 1.5V to  $V_{CC} + 0.1V$  is compatible with the outputs of several widely used high-speed transimpedance amplifiers, such as the MAX40658, MAX40660, and MAX40661. The output stage is LVDS, which helps to minimize power dissipation and interfaces directly with many modern FPGAs and CPUs.

The MAX40027 operates from a +2.7V to +3.6V power supply voltage, while typically consuming only 17mA quiescent current per comparator at 3.3V. The MAX40027 is available in space-saving, 12-pin TDFN package.

## LVDS Outputs

Each LVDS output has a switched 3.25mA current source. The outputs are differentially terminated with an external 100Ω resistor, which produces a ±350mV differential output. The power delivered to the 100Ω load resistor is only 1.1mW while enabling transmission data rates up to a few hundreds of Megabits per second. The output common-mode voltage is maintained at 1.23V on both outputs, and is independent of power supply voltage. The fully differential LVDS outputs provide high-speed, digital-signalling with reduced EMI compared to single-ended outputs.

## System Timing Definitions

**Table 1. Timing Definitions**

SYMBOL	SPECIFICATION	DESCRIPTION
$V_{OD}$	Overdrive Voltage	Differential voltage applied across inputs during test.
$t_{PDH}$	Propagation Delay High on $OUT_{x+}$	Propagation delay measured from the time the differential input signal changes polarity ( $\pm$ input $V_{OS}$ ) to the 50% point in the output low-to-high transition on $OUT_{x+}$ .
$t_{PDL}$	Propagation Delay Low on $OUT_{x-}$	Propagation delay measured from the time the differential input signal changes polarity ( $\pm$ input $V_{OS}$ ) to the 50% point in the output high-to-low transition on $OUT_{x-}$ .
$\Delta t_{PDHO}$	Propagation Delay Skew on High	Difference in propagation delay on output transition from low to high on $OUT_{x+}$ to propagation delay from high to low on $OUT_{x-}$ .
$\Delta t_{PDLO}$	Propagation Delay Skew on Low	Difference in propagation delay on output transition from high to low on $OUT_{x+}$ to propagation delay from low to high on $OUT_{x-}$ .
$t_R$	Output Rise Time	Time taken by either $OUT_{x+}$ or $OUT_{x-}$ to rise from 25% of final output voltage to 75% of final output voltage.
$t_F$	Output Fall Time	Time taken by either $OUT_{x+}$ or $OUT_{x-}$ to fall from 75% of final output voltage to 25% of final output voltage.
$t_{PD\bar{L}}$	Propagation Delay Low on $OUT_{-}$	Propagation delay measured from the time the differential input signal changes polarity ( $\pm$ input $V_{OS}$ ) to the 50% point in the output high-to-low transition on $OUT_{x-}$ .
$t_{PD\bar{H}}$	Propagation Delay High on $OUT_{-}$	Propagation delay measured from the time the differential input signal changes polarity ( $\pm$ input $V_{OS}$ ) to the 50% point in the output low-to-high transition on $OUT_{x-}$ .
$t_{PDHD}$	Differential Propagation Delay High	Propagation delay measured from the time the differential input signal changes polarity ( $\pm$ input $V_{OS}$ ) to the 50% point in the output differential signal across $OUT_{x+}$ to $OUT_{x-}$ while switching low to high.

**Table 1. Timing Definitions (continued)**

$t_{PDL}$	Differential Propagation Delay Low	Propagation delay measured from the time the differential input signal changes polarity ( $\pm$ input $V_{OS}$ ) to the 50% point in the output differential signal across $OUT_{x+}$ to $OUT_{x-}$ while switching high to low.
$V_{OH}$	Output Voltage High	Comparator output high state voltage level.
$V_{OL}$	Output Voltage Low	Comparator output low state voltage level.




Figure 1. System Timing Diagram



**Propagation Delay**

The propagation delay is defined as the delay between the differential comparator input voltage changing polarity and the output(s) reaching the midpoint of the high-to-low or low-to-high transition. The low-to-high propagation delay is  $t_{PDH}$  on  $OUTx+$  and  $t_{PDH}$  on  $OUTx-$ , whereas the high-to-low propagation delay is  $t_{PDL}$  on  $OUTx+$  and  $t_{PDL}$  on  $OUTx-$ . These high-to-low and low-to-high timing parameters will differ slightly due to mismatches between the two complementary outputs. As a result, this difference in propagation delay is considered to be a skew for a given combination of low-to-high transitions on  $OUTx+$  and high-to-low transitions on  $OUTx-$ .




Figure 2. Propagation Delay

**Propagation Delay Dispersion**

Dispersion, or variation of the propagation delay under different conditions, is affected by the amount of overdrive voltage applied to the comparator inputs. As can be seen in the Typical Operating Characteristics, the dispersion is typically under 25ps for 10mV to 1V, a wide range of input overdrive values.




Figure 3. Amplitude Overdrive Dispersion

Dispersion is also affected by the input slew rate. As the slew rate of the input signal changes, the propagation delay also changes. The dispersion is typically under 15ps from 0.4V/μs to 1V/μs input slew rates.




Figure 4. Slew Rate Dispersion

### Hysteresis

Adding a small amount hysteresis to a comparator in a noisy environment is useful when input signals are slow-moving and have small noise levels superimposed on them. However, hysteresis must be used carefully when signals are small because it can cause valid signals to be ignored. [Figure 5](#) shows the input signal and output response for a comparator with hysteresis applied.




Figure 5. Hysteresis Transfer Function

The MAX40027 has fixed internal 1.5mV hysteresis, which improves its usefulness for detecting larger differential input signals in the presence of noise. This helps to avoid the external components and potential stability degradation associated with external positive feedback paths.

**Input Stage Circuitry**

The MAX40027 includes internal protection circuitry that prevents damage to the precision input stage from large differential input voltages. This protection circuitry consists of two groups of two front-to-back diodes between INx+ and INx-, as well as two 50Ω resistors (Figure 6). The diodes limit the differential voltage applied to the comparator’s internal circuitry to no more than 2(V<sub>F</sub>), where V<sub>F</sub> is the diode’s forward-voltage drop (about 0.7V at +25°C).

For a large differential input voltage (exceeding 2(V<sub>F</sub>)), this protection circuitry increases the input bias current at INx+ (source) and INx- (sink).

$$\text{INPUT CURRENT} = \frac{(V_{\text{INx}+} - V_{\text{INx}-}) - 2 \times V_F}{2 \times 50}$$

Input currents with large differential input voltages should not be confused with input bias currents (I<sub>B</sub>). As long as the differential input voltage is less than 2(V<sub>F</sub>), this input current is less than 2I<sub>B</sub>.

The input circuitry allows the MAX40027’s input common-mode range to extend 100mV beyond the positive power-supply rail. The output remains in the correct logic state if one or both inputs are within the common-mode range. Taking either input outside the common-mode range causes the input to saturate and the propagation delay to increase.




Figure 6. Input Stage Circuitry

## Applications Information

### Critical Layout Guidelines

Some critical layout guidelines are listed below.

- Use a PC board with a low-impedance ground plane.
- Mount one or more 10nF ceramic capacitors between GND and  $V_{CC}$ , as close to the pins as possible. Multiple bypass capacitors help to reduce the effect of trace impedance and capacitor ESR.
- Choose bypass capacitors for minimum inductance and ESR.
- Use a 100 $\Omega$  termination resistor for the LVDS output, connected directly between OUTx+ and OUTx-, if practical. If the destination LVDS inputs can't be located adjacent to the outputs, use a 100 $\Omega$  microstrip between the output pins and the termination resistor, which should be close to the LVDS inputs of the FPGA or other destination component. This will avoid the creation of stub beyond the termination resistor, which will cause reflections. The added length of the differential trace has less degrading affects than added stub length.
- Ensure that there is no parasitic coupling between the inputs and the outputs. Such coupling serves as feedback, and can result in oscillation.
- Minimize any parasitic layout inductance.
- It is recommended to use higher performance substrate materials (for example, Rogers).
- A differential micro-strip is the recommended layout for the MAX40027 with terminations done close to the device inputs and outputs. Care must be taken to avoid unwanted stubs by removing ground below the traces that are not part of the 50 $\Omega$  termination line leading into input pins. The parasitic capacitance created between traces and ground slow down and even distort the signals by creating reflections on the path.
- Prevent cross coupling by routing one channel inputs and outputs on the top layer, and the other channel inputs and outputs on the bottom layer.
- Below is an example from the MAX40027EVKIT#, where ground has been etched/removed underneath a stub as shown in the layer below top layer.




Figure 7. Layout Guidelines—Ground Keep-Out to Avoid Stubs.

### Input Slew Rate

With slower slew rates, when the input voltage is near the threshold any parasitic feedback paths can cause oscillation. In addition, the comparator's input noise will cause the output to undergo transitions. Eliminating feedback paths will stop oscillation. To avoid noise-induced chattering, the input slew rate should be greater than 1V/ $\mu$ s.

**Typical Application Circuits**

Receiver Section of Differential Time-of-Flight Measurement Circuit:

In [Figure 8](#), the photodiode, shown at the far right, converts light incident upon it into current that drives the input of the MAX40660 Transimpedance Amplifier (TIA). The MAX40660 then converts photodiode current to voltage, amplifies it, and passes a replica of the incident light to input of the high-speed comparator. By default, the MAX40660 has -200mV differential output offset voltage when there is no input current. This offset can be adjusted using the MAX40660's offset pin. The MAX40027 produces differential output pulses whenever an incident light pulse has intensity sufficient to change the polarity of the comparator input signal.

Receiver Section of Single-Ended Time-of-Flight Measurement Circuit:

[Figure 9](#) has a single-ended output configuration on the transimpedance amplifier, which drives one input of the comparator. This functionality is the same as that of the differential configuration discussed above, except that the threshold voltage can be adjusted by selecting the values of R1 and R2.




Figure 8. Differential-Ended Output Receiver




Figure 9. Single-Ended Output Receiver

MAX40027

Dual 280ps High-Speed Comparator, Ultra-Low Dispersion with LVDS Outputs

### Ordering Information

PART NUMBER	TEMPERATURE RANGE	PIN-PACKAGE	TOP MARK	HYSTERESIS
MAX40027ATC/VY+T	-40°C to +125°C	12-SWTFN-EP	AHG	1.5mV

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

/V denotes an automotive qualified part.

Y = Side-wettable package.

## Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	9/19	Initial Release	—
1	1/20	Updated Typical Operating Characteristics and <a href="#">Figure 5</a>	4, 5, 11

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at <https://www.maximintegrated.com/en/storefront/storefront.html>.

*Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.*



## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for [Analog Comparators](#) category:*

*Click to view products by [Maxim](#) manufacturer:*

Other Similar products are found below :

[SC2903VDR2G](#) [LM2901SNG](#) [LM339SNG](#) [55122](#) [5962-8757203IA](#) [NTE911](#) [5962-8751601DA](#) [LM339EDR2G](#) [NTE922](#) [SC2901DR2G](#)  
[LM2903M/TR](#) [LM2903F-E2](#) [MCP6544-EP](#) [LM2901EDR2G](#) [TS391SN2T1G](#) [LM111JG](#) [LM239APT](#) [5962-8765801PA](#) [LT6700HVIS6-](#)  
[2#TRMPBF](#) [5962-8765902CA](#) [ADCMP394ARZ-RL7](#) [LM339AMX](#) [AZV331KSTR-G1](#) [LT1716IS5#TRMPBF](#) [LTC1440CN8#PBF](#)  
[LTC1542CS8#PBF](#) [LTC1445CS#PBF](#) [TL331VSN4T3G](#) [LT6700IDCB-1#TRMPBF](#) [LTC1042CN8#PBF](#) [LTC1540CMS8#PBF](#) [LT6703CDC-](#)  
[2#TRMPBF](#) [ADCMP607BCPZ-R7](#) [LT1720CDD#PBF](#) [LTC1040CN#PBF](#) [LT6700MPDCB-1#TRMPBF](#) [LT6700IDCB-3#TRMPBF](#)  
[LM2903WHYST](#) [TLV1701AIDRLR](#) [S-89431ACNC-HBVTFG](#) [LT1018CS8#PBF](#) [NTE1718](#) [NTE943](#) [NTE943M](#) [NTE943SM](#)  
[TA75S393F,LF\(T](#) [ALD2301APAL](#) [ALD2302APAL](#) [TSX3704IYPT](#) [AD790JNZ](#)