



# Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching

## General Description

The MAX4530/MAX4531/MAX4532 are low-voltage, CMOS analog ICs configured as an 8-channel multiplexer (mux) (MAX4530), two 4-channel muxes (MAX4531), and three single-pole/double-throw switches (MAX4532). These devices are pin compatible with the industry-standard 74HC4351/74HC4352/74HC4353. All devices have two complementary switch-enable inputs and address latching.

The MAX4530/MAX4531/MAX4532 operate from a single supply of +2V to +12V, or from dual supplies of  $\pm 2V$  to  $\pm 6V$ . On-resistance ( $150\Omega$  max) is matched between switches to  $8\Omega$  max. Each switch can handle rail-to-rail analog signals. Off-leakage current is only 1nA at  $T_A = +25^\circ\text{C}$  and 50nA at  $T_A = +85^\circ\text{C}$ .

All digital inputs have 0.8V and 2.4V logic thresholds, ensuring both TTL- and CMOS-logic compatibility when using  $\pm 5V$  or a single +5V supply.

## Applications

Battery-Operated Equipment  
Data Acquisition  
Test Equipment  
Avionics  
Networking  
ATE Equipment  
Audio-Signal Routing

*Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.*

## Features

- ◆ Pin Compatible with 74HC4351/74HC4352/74HC4353
- ◆  $\pm 2.0V$  to  $\pm 6V$  Dual Supplies  
 $+2.0V$  to  $+12V$  Single Supply
- ◆  $75\Omega$  Signal Paths with  $\pm 5V$  Supplies  
 $150\Omega$  Signal Paths with +5V Supply
- ◆ Rail-to-Rail® Signal Handling
- ◆  $t_{ON}$  and  $t_{OFF} = 150\text{ns}$  and  $120\text{ns}$  at  $\pm 4.5V$
- ◆  $< 1\mu\text{W}$  Power Consumption
- ◆  $> 2\text{kV}$  ESD Protection per Method 3015.7
- ◆ TTL/CMOS-Compatible Inputs
- ◆ Small, 20-Pin SSOP/SO/DIP Packages


## Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX4530CPP	$0^\circ\text{C}$ to $+70^\circ\text{C}$	20 Plastic DIP
MAX4530CWP	$0^\circ\text{C}$ to $+70^\circ\text{C}$	20 SO
MAX4530CAP	$0^\circ\text{C}$ to $+70^\circ\text{C}$	20 SSOP
MAX4530C/D	$0^\circ\text{C}$ to $+70^\circ\text{C}$	Dice*

Ordering Information continued at end of data sheet.

\*Contact factory for availability.

## Pin Configurations



# Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching

## ABSOLUTE MAXIMUM RATINGS

Voltages Referenced to V-		Continuous Power Dissipation (T <sub>A</sub> = +70°C)
V+ .....	-0.3 to +13V	20-Pin Plastic DIP (derate 11.11mW/°C above +70°C).....
Voltage into Any Terminal (Note 1)		20-Pin SO (derate 10.00mW/°C above +70°C).....
.....	-0.3 to (V+ + 0.3V) or ±20mA (whichever occurs first)	20-Pin SSOP (derate 8.00mW/°C above +70°C).....
Continuous Current into Any Terminal .....	±20mA	Operating Temperature Ranges
Peak Current, NO, NC, or COM_		MAX453_C_P .....
(pulsed at 1ms, 10% duty cycle).....	±40mA	MAX453_E_P .....
ESD per Method 3015.7 .....	>2000V	Storage Temperature Range .....

**Note 1:** Voltages exceeding V+ or V- on any signal terminal are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS—Dual Supplies

(V+ = +5V ±10%, V- = -5V ±10%, GND = 0, V<sub>ADD\_H</sub> = V<sub>EN\_H</sub> = V<sub>LE</sub> = 2.4V, V<sub>ADD\_L</sub> = V<sub>EN\_L</sub> = 0.8V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP (Note 2)	MAX	UNITS	
<b>SWITCH</b>								
Analog-Signal Range	V <sub>COM</sub> , V <sub>NO</sub> , V <sub>NC</sub>	(Note 3)		V-		V+	V	
Channel On-Resistance	R <sub>ON</sub>	I <sub>NO</sub> = 2mA, V <sub>COM</sub> = ±3.5V, V+ = +4.5V, V- = -4.5V	T <sub>A</sub> = +25°C		45	75	Ω	
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>			100		
On-Resistance Matching Between Channels (Note 4)	ΔR <sub>ON</sub>	I <sub>NO</sub> = 2mA, V <sub>COM</sub> = ±4.5V, V+ = +4.5V, V- = -4.5V	T <sub>A</sub> = +25°C		1	8	Ω	
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>			12		
On-Resistance Flatness (Note 5)	R <sub>FLAT(ON)</sub>	I <sub>NO</sub> = 2mA; V <sub>COM</sub> = -3V, 0V, +3V; V+ = 5V; V- = -5V	T <sub>A</sub> = +25°C		4	10	Ω	
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>			13		
NO-Off Leakage Current (Note 6)	I <sub>NO(OFF)</sub>	V <sub>NO</sub> = ±4.5V, V <sub>COM</sub> = 4.5V, V+ = 5.5V, V- = -5.5V	T <sub>A</sub> = +25°C	-1	0.01	1	nA	
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>	-10		10		
COM-Off Leakage Current (Note 6)	I <sub>COM(OFF)</sub>	V <sub>COM</sub> = ±4.5V, V <sub>NO</sub> = ±4.5V, V+ = 5.5V, V- = -5.5V	MAX4530	T <sub>A</sub> = +25°C	-2	0.01	2	nA
				T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>	-100		100	
		V <sub>COM</sub> = ±4.5V, V <sub>NO</sub> = ±4.5V, V+ = 5.5V, V- = -5.5V	MAX4531/MAX4532	T <sub>A</sub> = +25°C	-1	0.01	1	
				T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>	-50		50	
COM-On Leakage Current (Note 6)	I <sub>COM(ON)</sub>	V <sub>COM</sub> = ±4.5V, V+ = 5.5V, V- = -5.5V	MAX4530	T <sub>A</sub> = +25°C	-2	0.01	2	nA
				T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>	-100		100	
		V <sub>COM</sub> = ±4.5V, V+ = 5.5V, V- = -5.5V	MAX4531/MAX4532	T <sub>A</sub> = +25°C	-1	0.01	1	
				T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>	-50		50	

# Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching

MAX4530/MAX4531/MAX4532

## ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)

(V+ = +5V ±10%, V- = -5V ±10%, GND = 0, V<sub>ADD\_H</sub> = V<sub>EN\_H</sub> = V<sub>LE</sub> = 2.4V, V<sub>ADD\_L</sub> = V<sub>EN\_L</sub> = 0.8V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP (Note 2)	MAX	UNITS
<b>DIGITAL LOGIC INPUT</b>						
Logic High Threshold	V <sub>ADD_H</sub> , V <sub>EN_H</sub> , V <sub>LE</sub>		T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		1.5 2.4	V
Logic Low Threshold	V <sub>ADD_L</sub> , V <sub>EN_L</sub> , V <sub>LE</sub>		T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		0.8 1.5	V
Input Current with Input Voltage High	I <sub>ADD_H</sub> , I <sub>EN_H</sub> , I <sub>LE</sub>	V <sub>ADD_H</sub> = 2.4V, V <sub>ADD_L</sub> = 0.8V	-0.1	0.01	0.1	μA
Input Current with Input Voltage Low	I <sub>ADD_L</sub> , I <sub>EN_L</sub> , I <sub>LE</sub>	V <sub>ADD_H</sub> = 2.4V, V <sub>ADD_L</sub> = 0.8V	-0.1		0.1	μA
<b>SUPPLY</b>						
Power-Supply Range	V+, V-		±2.0		±6	V
Positive Supply Current	I+	V <sub>EN_L</sub> = V <sub>ADD_L</sub> = V <sub>LE</sub> = 0V/V+, V+ = 5.5V, V- = -5.5V	T <sub>A</sub> = +25°C		-1 0.001 1	μA
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		-10 10	
Negative Supply Current	I-	V <sub>EN_L</sub> = V <sub>ADD_L</sub> = V <sub>LE</sub> = 0V/V+, V+ = 5.5V, V- = -5.5V	T <sub>A</sub> = +25°C		-1 0.001 1	μA
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		-10 10	
I <sub>GND</sub> Supply Current	I <sub>GND</sub>	V <sub>EN_L</sub> = V <sub>ADD_L</sub> = V <sub>LE</sub> = 0V/V+, V+ = 5.5V, V- = -5.5V	T <sub>A</sub> = +25°C		-1 1	μA
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		-10 10	
<b>DYNAMIC</b>						
Transition Time	t <sub>TRANS</sub>	Figure 1	T <sub>A</sub> = +25°C		60 150	ns
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		250	
Break-Before-Make Interval	t <sub>BBM</sub>	Figure 3	T <sub>A</sub> = +25°C		4 10	ns
Enable Turn-On Time	t <sub>ON(EN)</sub>	Figure 2	T <sub>A</sub> = +25°C		10 150	ns
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		250	
Enable Turn-Off Time	t <sub>OFF(EN)</sub>	Figure 2	T <sub>A</sub> = +25°C		40 100	ns
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		150	
Setup Time, Channel Select to Latch Enable	t <sub>S</sub>	Figure 4	T <sub>A</sub> = +25°C		50	ns
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		60	
Hold Time, Latch Enable to Channel Select	t <sub>H</sub>	Figure 6	T <sub>A</sub> = +25°C		0	ns
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		0	
Pulse Width, Latch Enable	t <sub>MPW</sub>	Figure 5	T <sub>A</sub> = +25°C		60	ns
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		70	
Charge Injection (Note 3)	Q	C <sub>L</sub> = 1nF, V <sub>NO</sub> = 0V, Figure 6	T <sub>A</sub> = +25°C		1.5 5	pC
Off Isolation (Note 7)	V <sub>ISO</sub>	V <sub>EN2</sub> = 0V, R <sub>L</sub> = 1kΩ, f = 1MHz	T <sub>A</sub> = +25°C		-65	dB
Crosstalk Between Channels	V <sub>CT</sub>	V <sub>EN1</sub> = 0V, V <sub>EN2</sub> = 2.4V, f = 1MHz, V <sub>GEN</sub> = 1Vp-p, R <sub>L</sub> = 1kΩ	T <sub>A</sub> = +25°C		-92	dB

# Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching

## ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)

(V+ = +5V ±10%, V- = -5V ±10%, GND = 0, V<sub>ADD\_H</sub> = V<sub>EN\_H</sub> = V<sub>LE</sub> = 2.4V, V<sub>ADD\_L</sub> = V<sub>EN\_L</sub> = 0.8V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP (Note 2)	MAX	UNITS
Distortion, Total Harmonic	THD		T <sub>A</sub> = +25°C		0.025		0/0
Logic Input Capacitance	C <sub>IN</sub>	f = 1MHz	T <sub>A</sub> = +25°C		3		
NO-Off Capacitance	C <sub>NO(OFF)</sub>	f = 1MHz, V <sub>EN</sub> = V <sub>COM</sub> = 0V	T <sub>A</sub> = +25°C		3		pF
COM-Off Capacitance	C <sub>COM(OFF)</sub>	f = 1MHz, V <sub>EN2</sub> = V <sub>COM</sub> = 0V	MAX4530	T <sub>A</sub> = +25°C	15		pF
			MAX4531		9		
			MAX4532		6		
COM-On Capacitance	C <sub>COM(ON)</sub>	f = 1MHz, V <sub>EN1</sub> = V <sub>COM</sub> = 0V, V <sub>EN2</sub> = 2.4V	MAX4530	T <sub>A</sub> = +25°C	26		pF
			MAX4531		20		
			MAX4532		17		

## ELECTRICAL CHARACTERISTICS—Single +5V Supply

(V+ = +5V ±10%, V- = 0, GND = 0, V<sub>ADD\_H</sub> = V<sub>EN\_H</sub> = V<sub>LE</sub> = 2.4V, V<sub>ADD\_L</sub> = V<sub>EN\_L</sub> = 0.8V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP (Note 2)	MAX	UNITS
<b>SWITCH</b>							
Analog Signal Range	V <sub>COM</sub> , V <sub>NO</sub>	(Note 3)		0		V+	V
On-Resistance	R <sub>ON</sub>	I <sub>NO</sub> = 1mA, V <sub>COM</sub> = 3.5V, V+ = 4.5V	T <sub>A</sub> = +25°C	80	150		Ω
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>			200	
On-Resistance Matching Between Channels (Notes 3, 4)	ΔR <sub>ON</sub>	I <sub>NO</sub> = 1mA, V <sub>COM</sub> = 3.5V, V+ = 4.5V	T <sub>A</sub> = +25°C	2	15		Ω
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>			20	
On-Resistance Flatness	R <sub>FLAT</sub>	I <sub>NO</sub> = 1mA; V <sub>COM</sub> = 3V, 2V, 1V; V+ = 5V	T <sub>A</sub> = +25°C		10		Ω
NO-Off Leakage Current (Note 8)	I <sub>NO(OFF)</sub>	V <sub>NO</sub> = 4.5V; V <sub>COM</sub> = 4.5V, 1V; V+ = 5.5V	T <sub>A</sub> = +25°C	-1		1	nA
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>	-10		10	
COM-Off Leakage Current (Note 8)	I <sub>COM(OFF)</sub>	V <sub>COM</sub> = 4.5V, 1V; V <sub>NO</sub> = 1V, 4.5V; V+ = 5.5V	MAX4530	T <sub>A</sub> = +25°C	-2	2	nA
			MAX4531/ MAX4532	T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>	-100	100	
				T <sub>A</sub> = +25°C	-1	1	
COM-On Leakage Current (Note 8)	I <sub>COM(ON)</sub>		MAX4530	T <sub>A</sub> = +25°C	-2	2	nA
			MAX4531/ MAX4532	T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>	-100	100	
				T <sub>A</sub> = +25°C	-1	1	
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>	-50	50		

# Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching

MAX4530/MAX4531/MAX4532

## ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)

(V+ = +5V ±10%, V- = 0, GND = 0, V<sub>ADD\_H</sub> = V<sub>EN\_H</sub> = V<sub>LE</sub> = 2.4V, V<sub>ADD\_L</sub> = V<sub>EN\_L</sub> = 0.8V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP (Note 2)	MAX	UNITS
<b>DIGITAL LOGIC INPUT</b>						
Logic-High Threshold	V <sub>ADD_H</sub> , V <sub>EN_H</sub> , V <sub>LE</sub>		T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		1.5 2.4	V
Logic-Low Threshold	V <sub>ADD_L</sub> , V <sub>EN_L</sub> , V <sub>LE</sub>		T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		0.8 1.5	V
Input Current with Input Voltage High	I <sub>ADD_H</sub> , I <sub>EN_H</sub> , I <sub>LE</sub>	V <sub>H</sub> = 2.4V, V <sub>L</sub> = 0.8V			-0.1 0.1	μA
Input Current with Input Voltage Low	I <sub>ADD_L</sub> , I <sub>EN_L</sub> , I <sub>LE</sub>	V <sub>H</sub> = 2.4V, V <sub>L</sub> = 0.8V			-0.1 0.1	μA
<b>SUPPLY</b>						
Power-Supply Range					2.0 12	V
Positive Supply Current	I+	V <sub>EN_</sub> = V <sub>ADD</sub> = V <sub>LE</sub> = 0V, V+; V+ = 5.5V; V- = 0V	T <sub>A</sub> = +25°C		-1.0 1.0	μA
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		-10 10	
Negative Supply Current	I-	V <sub>EN_</sub> = V <sub>ADD</sub> = V <sub>LE</sub> = 0V, V+; V+ = 5.5V; V- = 0V	T <sub>A</sub> = +25°C		-1.0 1.0	μA
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		-10 10	
I <sub>GND</sub> Supply Current	I <sub>GND</sub>	V <sub>EN_</sub> = V <sub>ADD</sub> = V <sub>LE</sub> = 0V, V+; V+ = 5.5V; V- = 0V	T <sub>A</sub> = +25°C		-1.0 1.0	μA
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		-10 10	
<b>DYNAMIC</b>						
Transition Time	t <sub>TRANS</sub>	Figure 1, V <sub>NO</sub> = 3V	T <sub>A</sub> = +25°C		90 200	ns
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		250	
Break-Before-Make Interval	t <sub>BBM</sub>	Figure 3 (Note 3)	T <sub>A</sub> = +25°C		10 20	ns
Enable Turn-On Time (Note 3)	t <sub>ON(EN)</sub>	Figure 2	T <sub>A</sub> = +25°C		100 200	ns
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		250	
Enable Turn-Off Time (Note 3)	t <sub>OFF(EN)</sub>	Figure 3	T <sub>A</sub> = +25°C		40 100	ns
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		125	
Set-Up Time, Channel Select to Latch Enable	t <sub>S</sub>	Figure 7	T <sub>A</sub> = +25°C		50	ns
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		60	
Hold Time, Latch Enable to Channel Select	t <sub>H</sub>	Figure 7	T <sub>A</sub> = +25°C		0	ns
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		0	
Pulse Width, Latch Enable	t <sub>MPW</sub>	Figure 7	T <sub>A</sub> = +25°C		60	ns
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		70	
Charge Injection (Note 3)	Q	Figure 7, C <sub>L</sub> = 1nF, V <sub>NO</sub> = 0V	T <sub>A</sub> = +25°C		1.5 5	pC

# Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching

## ELECTRICAL CHARACTERISTICS—Single +3V Supply

(V+ = +5V ±10%, V- = 0, GND = 0, VADD\_H = VEN\_H = V<sub>EE</sub> = 2.4V, VADD\_L = VEN\_L = 0.8V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP (Note 2)	MAX	UNITS
<b>SWITCH</b>						
Analog Signal Range	V <sub>ANALOG</sub>	(Note 3)	0		V+	V
On-Resistance	R <sub>ON</sub>	I <sub>NO</sub> = 1mA, V <sub>COM</sub> = 1.5V, V+ = 2.7V	T <sub>A</sub> = +25°C	220	500	Ω
			T <sub>A</sub> = T <sub>MIN</sub> to T <sub>MAX</sub>		600	
<b>DYNAMIC</b>						
Transition Time (Note 3)	t <sub>TRANS</sub>	Figure 1, V <sub>IN</sub> = 2.4V, V <sub>NO1</sub> = 1.5V, V <sub>NO8</sub> = 0V	T <sub>A</sub> = +25°C	150	350	ns
Enable Turn-On Time (Note 3)	t <sub>ON(EN)</sub>	Figure 3, V <sub>INH</sub> = 2.4V, V <sub>INL</sub> = 0V, V <sub>NO1</sub> = 1.5V	T <sub>A</sub> = +25°C	150	350	ns
Enable Turn-Off Time (Note 3)	t <sub>OFF(EN)</sub>	Figure 3, V <sub>INH</sub> = 2.4V, V <sub>INL</sub> = 0V, V <sub>NO1</sub> = 1.5V	T <sub>A</sub> = +25°C	60	150	ns
Set-Up Time, Channel Select to Latch Enable)	t <sub>S</sub>	(Note 3)	T <sub>A</sub> = +25°C	100		ns
Hold Time, Latch Enable to Channel Select	t <sub>H</sub>	(Note 3)	T <sub>A</sub> = +25°C	0		ns
Pulse Width, Latch Enable	t <sub>MPW</sub>	(Note 3)	T <sub>A</sub> = +25°C	120		ns

**Note 2:** The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet.

**Note 3:** Guaranteed by design.

**Note 4:**  $\Delta R_{ON} = R_{ON(max)} - R_{ON(min)}$ .

**Note 5:** Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges, i.e., V<sub>NO</sub> = 3V to 0V and 0V to -3V.

**Note 6:** Leakage parameters are 100% tested at maximum-rated hot-operating temperature, and guaranteed by correlation at T<sub>A</sub> = +25°C.

**Note 7:** Worst-case isolation is on channel 4 because of its proximity to the COM pin. Off isolation = 20log V<sub>COM</sub> / V<sub>NO</sub>, V<sub>COM</sub> = output, V<sub>NO</sub> = input to off switch.

**Note 8:** Leakage testing at single supply is guaranteed by correlation testing with dual supplies.


# Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching

## Typical Operating Characteristics


( $T_A = +25^\circ\text{C}$ , unless otherwise noted.)

MAX4530/MAX4531/MAX4532


**ON-RESISTANCE vs.  $V_{COM}$  (DUAL SUPPLIES)**




**ON-RESISTANCE vs.  $V_{COM}$  AND TEMPERATURE (DUAL SUPPLIES)**




**ON-RESISTANCE vs.  $V_{COM}$  (SINGLE SUPPLY)**




**ON-RESISTANCE vs.  $V_{COM}$  AND TEMPERATURE (SINGLE SUPPLY)**




**OFF-LEAKAGE vs. TEMPERATURE**




**CHARGE INJECTION vs.  $V_{COM}$**



**SUPPLY CURRENT vs. TEMPERATURE**



**FREQUENCY RESPONSE**



# Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching

## Pin Description

PIN			NAME	FUNCTION
MAX4530	MAX4531	MAX4532		
1, 2, 5, 6, 16, 17, 18, 19	—	—	NO0–NO7	Analog Switch Inputs 0–7
—	1, 2, 5, 6	—	NO0B–NO3B	Analog Switch “B” Inputs 0–3
—	—	1	NOB	Analog Switch “B” Normally Open Input
—	—	2	NCB	Analog Switch “B” Normally Closed Input
3, 14	3, 14	3, 14	N.C.	Not Internally Connected
4	—	—	COM	Analog Switch Common
—	4	19	COMB	Analog Switch “B” Common
—	—	4	NOA	Analog Switch “A” Normally Open Input
—	17	5	COMA	Analog Switch “A” Common
—	—	6	NCA	Analog Switch “A” Normally Closed Input
7	7	7	EN1	Enable Logic Input #1 (see <i>Truth Table</i> ).
8	8	8	EN2	Enable Logic Input #2 (see <i>Truth Table</i> ).
9	9	9	V-	Negative Analog Supply Voltage Input. Connect to GND for single supply operation.
10	10	10	GND	Negative Digital Supply Voltage Input. Connect to digital ground. (Analog signals have no ground)
11	11	11	LE	Address Latch Logic Input (see <i>Truth Table</i> ).
12	12	12	ADDA	Address “A” Logic Input (see <i>Truth Table</i> ).
13	13	13	ADDB	Address “B” Logic Input (see <i>Truth Table</i> ).
15	—	15	ADDC	Address “C” Logic Input (see <i>Truth Table</i> ).
—	15, 16, 18, 19	—	NO0A–NO3A	Analog Switch “A” Inputs 0–3
—	—	16	NCC	Analog Switch “C” Normally Closed Input
—	—	17	NOC	Analog Switch “C” Normally Open Input
—	—	18	COMC	Analog Switch “C” Common
20	20	20	V+	Positive Analog and Digital Supply-Voltage Input

NO\_, NC\_, and COM\_ pins are identical and interchangeable. Either may be considered as an input or output; signals pass equally well in both directions.



# Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching

## Applications Information

### Power-Supply Considerations

#### Overview

The MAX4530/MAX4531/MAX4532 construction is typical of most CMOS analog switches. They have three supply pins: V+, V-, and GND. V+ and V- drive the internal CMOS switches and set the limits of the analog voltage on any switch. Reverse ESD-protection diodes are internally connected between each analog-signal pin and both V+ and V-. One of these diodes conducts if any analog signal exceeds V+ or V-. During normal operation, these and other reverse-biased ESD diodes leak, forming the only current drawn from V+ or V-.

Virtually all of the analog leakage current comes from the ESD diodes. Although the ESD diodes on a given signal pin are identical and therefore fairly well balanced, they are reverse-biased differently. Each is biased by either V+ or V- and the analog signal. This means their leakages vary as the signal varies. The difference in the two diode leakages to the V+ and V- pins constitutes the analog-signal-path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. For this reason, both sides of a given switch can show leakage currents of either the same or opposite polarity.

The analog-signal paths and GND are not connected.

V+ and GND power the internal logic and logic-level translators, and set both the input and output logic limits. The logic-level translators convert the logic levels into switched V+ and V- signals to drive the analog signals' gates. This drive signal is the only connection between the logic supplies and signals and the analog supplies. V+ and V- have ESD-protection diodes to GND.

The logic-level thresholds are TTL/CMOS compatible when V+ = +5V. As V+ rises, the threshold increases slightly, so when V+ reaches +12V, the threshold is about 3.1V—above the TTL guaranteed, high-level minimum of 2.8V, but still compatible with CMOS outputs.

#### Bipolar Supplies

The MAX4530/MAX4531/MAX4532 operate with bipolar supplies between  $\pm 2.0\text{V}$  and  $\pm 6\text{V}$ . The V+ and V- supplies need not be symmetrical, but their sum cannot exceed the +13V absolute maximum rating.

#### Single Supply

The MAX4530/MAX4531/MAX4532 operate from a single supply between +2V and +12V when V- is connected to GND. All of the bipolar precautions must be observed. At room temperature, they actually work with a single supply at, near, or below +1.7V, although as supply voltage decreases, switch on-resistance and switching times become very high.

#### High-Frequency Performance

In  $50\Omega$  systems, signal response is reasonably flat up to 50MHz (see *Typical Operating Characteristics*). Above 20MHz, the on response has several minor peaks that are highly layout-dependent. The problem is not in turning the switch on, but in turning it off. The off-state switch acts like a capacitor and passes higher frequencies with less attenuation. At 10MHz, off isolation is about -65dB in  $50\Omega$  systems, becoming worse (approximately 20dB per decade) as frequency increases. Higher circuit impedances also make off isolation worse. Adjacent channel attenuation is about 3dB above that of a bare IC socket, and is due entirely to capacitive coupling.

# Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching

## Test Circuits/Timing Diagrams




Figure 1. Address Transition Time

# Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching

## Test Circuits/Timing Diagrams (continued)

MAX4530/MAX4531/MAX4532




Figure 2. Enable Switching Time

# Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching

## Test Circuits/Timing Diagrams (continued)




Figure 3. Break-Before-Make Interval

# Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching

## Test Circuits/Timing Diagrams (continued)

MAX4530/MAX4531/MAX4532




Figure 4. Charge Injection




Figure 5. Off Isolation, On Loss, and Crosstalk




Figure 6. NO/COM Capacitance

# Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching

## Test Circuits/Timing Diagrams (continued)




Figure 7. Setup and Hold Times, Minimum  $\overline{LE}$  Width

# Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching

## Truth Table/Switch Programming

MAX4530/MAX4531/MAX4532

$\overline{LE}$	EN2	EN1	ADDRESS BITS			ON SWITCHES		
			ADDC*	ADDB	ADDA	MAX4530	MAX4531	MAX4532
0	1	0	X	X	X	Last address	Last address	Last address
X	0	X	X	X	X	All switches open	All switches open	All switches open
X	X	1	X	X	X	All switches open	All switches open	All switches open
1	1	0	0	0	0	COM-NO0	COMA-NO0A, COMB-NO0B	COMA-NCA, COMB-NCB, COMC-NCC
1	1	0	0	0	1	COM-NO1	COMA-NO1A, COMB-NO1B	COMA-NOA, COMB-NCB, COMC-NCC
1	1	0	0	1	0	COM-NO2	COMA-NO2A, COMB-NO2B	COMA-NCA, COMB-NOB, COMC-NCC
1	1	0	0	1	1	COM-NO3	COMA-NO3A, COMB-NO3B	COMA-NOA, COMB-NOB, COMC-NCC
1	1	0	1	0	0	COM-NO4	COMA-NO0A, COMB-NO0B	COMA-NCA, COMB-NCB, COMC-NOC
1	1	0	1	0	1	COM-NO5	COMA-NO1A, COMB-NO1B	COMA-NOA, COMB-NCB, COMC-NOC
1	1	0	1	1	0	COM-NO6	COMA-NO2A, COMB-NO2B	COMA-NCA, COMB-NOB, COMC-NOC
1	1	0	1	1	1	COM-NO7	COMA-NO3A, COMB-NO3B	COMA-NOA, COMB-NOB, COMC-NOC

X = Don't Care      \*ADDC not present on MAX4531.

**Note:** NO\_ and COM\_ pins are identical and interchangeable. Either may be considered an input or an output; signals pass equally well in either direction.  $\overline{LE}$  is independent of EN1 and EN2.

# Low-Voltage, CMOS Analog Multiplexers/Switches with Enable Inputs and Address Latching


## Ordering Information (continued)

PART	TEMP. RANGE	PIN-PACKAGE
MAX4530EPP	-40°C to +85°C	20 Plastic DIP
MAX4530EWP	-40°C to +85°C	20 SO
MAX4530EAP	-40°C to +85°C	20 SSOP
<b>MAX4531</b> CPP	0°C to +70°C	20 Plastic DIP
MAX4531CWP	0°C to +70°C	20 SO
MAX4531CAP	0°C to +70°C	20 SSOP
MAX4531C/D	0°C to +70°C	Dice*
MAX4531EPP	-40°C to +85°C	20 Plastic DIP
MAX4531EWP	-40°C to +85°C	20 SO
MAX4531EAP	-40°C to +85°C	20 SSOP

PART	TEMP. RANGE	PIN-PACKAGE
<b>MAX4532</b> CPP	0°C to +70°C	20 Plastic DIP
MAX4532CWP	0°C to +70°C	20 SO
MAX4532CAP	0°C to +70°C	20 SSOP
MAX4532C/D	0°C to +70°C	Dice*
MAX4532EPP	-40°C to +85°C	20 Plastic DIP
MAX4532EWP	-40°C to +85°C	20 SO
MAX4532EAP	-40°C to +85°C	20 SSOP

\* Contact factory for availability.

## Chip Topographies



( ) ARE FOR MAX4532

TRANSISTOR COUNT: 255  
SUBSTRATE CONNECTED TO V+

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16 **Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 (408) 737-7600**



## X-ON Electronics

Largest Supplier of Electrical and Electronic Components

*Click to view similar products for [Multiplexer Switch ICs](#) category:*

*Click to view products by [Maxim](#) manufacturer:*

Other Similar products are found below :

[NLV74HC4066ADR2G](#) [HEF4051BP](#) [MC74HC4067ADTG](#) [DG508AAK/883B](#) [NLV14051BDG](#) [016400E](#) [PI3V512QE](#) [7705201EC](#)  
[PI2SSD3212NCE](#) [PI3L100QE](#) [NLAS3257CMX2TCG](#) [PI5A3157BC6EX](#) [PI3V512QEX](#) [PI3DBS16213ZLEX](#) [PI3DBS16415ZHEX](#)  
[PS509LEX](#) [MUX36S16IRSNR](#) [74LVC1G3157GM-Q10X](#) [TC7W53FK,LF](#) [CD4053BM96](#) [MC74HC4053ADWR2G](#) [MAX4051AEEE+](#)  
[PI3L720ZHEX](#) [ADG1404YRUZ-REEL7](#) [ADG1208YRZ-REEL7](#) [MAX4704EUB+T](#) [ADG1406BRUZ-REEL7](#) [CD4053BPWRG4](#)  
[ADG658TRUZ-EP](#) [74HC4053D.653](#) [74HCT4052PW.118](#) [74LVC2G53DP.125](#) [74HC4052DB.112](#) [74HC4052PW.112](#) [74HC4053DB.112](#)  
[74HC4067DB.112](#) [74HC4351DB.112](#) [74HCT4052D.112](#) [74HCT4052DB.112](#) [74HCT4351D.112](#) [74LV4051PW.112](#) [FSA1256L8X\\_F113](#)  
[PI5V330QE](#) [PI5V331QE](#) [5962-8771601EA](#) [5962-87716022A](#) [ADG5249FBRUZ](#) [ADG1438BRUZ](#) [ADG5207BCPZ-RL7](#) [ADW54003-0](#)