# Low-Voltage, Single 8-to-1 and Dual 4-to-1 Cal-Multiplexers 

## General Description

The MAX4539/MAX4540 low-voltage, CMOS 8-channel (MAX4539) and dual 4-channel (MAX4540) multiplexers are ideal for precision ADC calibration and system selfmonitoring applications. These calibration multiplexers (cal-muxes) have precision resistor-dividers to generate accurate voltage ratios from an input reference voltage. The reference ratios include 15/4096 and 4081/4096 of the external reference voltage, accurate to 15 bits, and $1 / 2 \mathrm{~V}+$ and $5 / 8(\mathrm{~V}+-\mathrm{V}-)$, accurate to 8 bits. The external reference voltage as well as ground can also be switched to the output. The MAX4539/MAX4540 have enable inputs and address latching. All digital inputs have 0.8 V and 2.4 V logic thresholds, ensuring both TTL- and CMOS-logic compatibility when using a $\pm 5 \mathrm{~V}$ or a single +5 V supply. Protection diodes at all inputs provide an ESD rating $>2 \mathrm{kV}$.
The MAX4539/MAX4540 operate from a single +2.7 V to +12 V supply, or from dual supplies of $\pm 2.7 \mathrm{~V}$ to $\pm 6 \mathrm{~V}$. On-resistance ( $100 \Omega$ max) is matched between switches to $6 \Omega$ max. Each switch can handle Rail-to-Rail ${ }^{\circledR}$ analog signals. The off leakage current is 0.1 nA at $\mathrm{TA}=+25^{\circ} \mathrm{C}$ and 2 nA at $\mathrm{TA}=+85^{\circ} \mathrm{C}$.
The MAX4539/MAX4540 are available in small 20-pin DIP, SO, and SSOP packages.
$\qquad$ Applications

Battery-Operated Equipment
Data-Acquisition Systems
Test Equipment

Avionics
Audio-Signal Routing
Networking

## Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE |
| :--- | ---: | :--- |
| MAX4539CAP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 SSOP |
| MAX4539CWP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 Wide SO |
| MAX4539CPP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 Plastic DIP |
| MAX4539EAP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 SSOP |
| MAX4539EWP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 Wide SO |
| MAX4539EPP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 Plastic DIP |
| MAX4540CAP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 SSOP |
| MAX4540CWP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 Wide SO |
| MAX4540CPP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 Plastic DIP |
| MAX4540EAP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 SSOP |
| MAX4540EWP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 Wide SO |
| MAX4540EPP | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 Plastic DIP |

Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.

Features

- On-Chip Gain and Offset Divider Networks Provide 15-Bit Accurate Output Ratios
- On-Chip V+ to GND and V+ to V- Divider Networks Provide 8-Bit Accurate Output Ratios
- Ron: $100 \Omega$ max
- RoN Matching Between Channels: $6 \Omega$ max
- Charge Injection: 5pC max
- Low 0.1nA Off Leakage Current
- Small 20-Pin SSOP/SO/DIP Packages

Pin Configurations/
Functional Diagrams


MAX4540 appears at end of data sheet.

# Low-Voltage, Single 8-to-1 and Dual 4-to-1 Cal-Multiplexers 

## ABSOLUTE MAXIMUM RATINGS




Note 1: Signals on NO_, COM_, EN, LATCH, CAL, A_ exceeding V+ or V- are clamped by internal diodes. Limit forward current to maximum current ratings.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS—Dual Supplies

$\left(\mathrm{V}+=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}-=-5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{IH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCH |  |  |  |  |  |  |  |  |
| Analog-Signal Range | VCOM_, VNO_ | (Note 3) |  |  | V- |  | V+ | V |
| On-Resistance | Ron | $\begin{aligned} & \mathrm{ICOM}_{-}=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}}^{-}= \\ & \mathrm{V}+=43.5 \mathrm{~V}, \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 45 | 75 | $\Omega$ |
|  |  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 100 |  |
| On-Resistance Matching Between Channels (Note 4) | $\Delta \mathrm{RON}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{COM}}^{-}=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}_{-}}= \pm 3.0 \mathrm{~V}, \\ & \mathrm{~V}+=4.5 \mathrm{~V}, \mathrm{~V}-=-4.5 \mathrm{~V} \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 1 | 4 | $\Omega$ |
|  |  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 6 |  |
| On-Resistance Flatness (Note 5) | Rflat | $\begin{aligned} & \text { ICOM }_{-}=1 \mathrm{~mA} ; \mathrm{V}_{\mathrm{NO}_{-}}=-3 \mathrm{~V}, 0,+3 \mathrm{~V} \text {; } \\ & \mathrm{V}+=4.5 \mathrm{~V} ; \mathrm{V}-=-4.5 \mathrm{~V} \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 7 | 10 | $\Omega$ |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {min }}$ to TMAX |  |  | 13 |  |
| NO-Off Leakage Current (Note 6) | INO(OFF) | $\begin{aligned} & \mathrm{V}_{\mathrm{COM}}^{-}= \pm 4.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}^{-}=\mp 4.5 \mathrm{~V}, \\ & \mathrm{~V}+=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V} \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 | 0.01 | 0.1 | nA |
|  |  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | -2 |  | 2 |  |
| COM-Off Leakage Current (Note 6) | ICOM_(OFF) | $\begin{aligned} & \mathrm{V}_{\text {COM }}= \pm 4.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}_{-}}=\mp 4.5 \mathrm{~V}, \\ & \mathrm{~V}_{+}=5.5 \mathrm{~V}, \\ & \mathrm{~V}-=-5.5 \mathrm{~V} \end{aligned}$ | MAX4539 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.2 | 0.01 | 0.2 | nA |
|  |  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | -10 |  | 10 |  |
|  |  |  | MAX4540 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 | 0.01 | 0.1 |  |
|  |  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {min }}$ to TMAX | -5 |  | 5 |  |
| COM-On Leakage Current (Note 6) | ICOM_(ON) | $\begin{aligned} & \mathrm{VCOM}_{-}= \pm 4.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NO}_{-}}= \pm 4.5 \mathrm{~V}, \\ & \mathrm{~V}+=5.5 \mathrm{~V}, \\ & \mathrm{~V}-=-5.5 \mathrm{~V} \end{aligned}$ | MAX4539 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.2 | 0.01 | 0.2 | nA |
|  |  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | -10 |  | 10 |  |
|  |  |  | MAX4540 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 | 0.01 | 0.1 |  |
|  |  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | -5 |  | 5 |  |

# Low-Voltage, Single 8-to-1 and Dual 4-to-1 Cal-Multiplexers 

## ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)

$\left(\mathrm{V}+=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}-=-5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{IH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)$ (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUTS |  |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  |  | 2.4 | 1.7 |  | V |
| Input Low Voltage | VIL |  |  |  | 1.4 | 0.8 | V |
| Input Current with Input Voltage High | IIH | $\mathrm{V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{A}_{-}}=\mathrm{V}_{\text {LATCH }}=\mathrm{V}_{\text {CAL }}=\mathrm{V}_{+}$ |  | -0.1 | 0.01 | 0.1 | $\mu \mathrm{A}$ |
| Input Current with Input Voltage Low | IIL | $\mathrm{V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{A}_{-}}=\mathrm{V}_{\text {LATCH }}=\mathrm{V}_{\text {CAL }}=0$ |  | -0.1 | 0.01 | 0.1 | $\mu \mathrm{A}$ |
| SUPPLY |  |  |  |  |  |  |  |
| Power-Supply Range |  |  |  | $\pm 2.7$ |  | $\pm 6$ | V |
| Positive Supply Current | I+ | $\begin{aligned} & \mathrm{V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{A}_{-}}=\mathrm{V}_{\mathrm{LATCH}}=\mathrm{V}_{\mathrm{CAL}}=0 \\ & \text { or } \mathrm{V}+, \mathrm{V}+=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V} \\ & (\text { Note } 7 \text { ) } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1 | 0.01 | 1 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{TMAX}^{\text {a }}$ | -5 |  | 5 |  |
| Negative Supply Current | I- | $\begin{aligned} & \mathrm{V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{A}_{-}}=\mathrm{V}_{\mathrm{LATCH}}=\mathrm{V}_{\mathrm{CAL}}=0 \\ & \text { or } \mathrm{V}+, \mathrm{V}+=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V} \\ & \text { (Note 7) } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1 | 0.01 | 1 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{TMAX}^{\text {a }}$ | -5 |  | 5 |  |
| GND Supply Current | IGND | $\begin{aligned} & \mathrm{V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{A}_{-}}=\mathrm{V}_{\mathrm{LATCH}}=\mathrm{V}_{\mathrm{CAL}}=0 \\ & \text { or } \mathrm{V}+, \mathrm{V}_{+}=5.5 \mathrm{~V}, \mathrm{~V}-=-5.5 \mathrm{~V} \\ & \text { (Note 7) } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1 | 0.01 | 1 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{TMAX}^{\text {m }}$ | -5 |  | 5 |  |
| DYNAMIC CHARACTERISTICS |  |  |  |  |  |  |  |
| Transition Time | ttrans | Figure 1 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 100 | 150 | ns |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 200 |  |
| Break-Before-Make Interval (Note 3) | topen | Figure 2 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 4 | 10 |  | ns |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | 1 |  |  |  |
| Enable Turn-On Time | ton | Figure 3 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 75 | 115 | ns |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to TMAX |  |  | 175 |  |
| Enable Turn-Off Time | toFF | Figure 3 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 50 | 100 | ns |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to TMAX |  |  | 120 |  |
| Charge Injection (Note 3) | Vcte | $C \mathrm{~L}=1 \mathrm{nF}, \mathrm{V}_{\text {NO_ }}=0$, Figure 4 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 1 | 5 | pC |
| Off-Isolation (Note 8) | VISO | $V_{E N}=0, f=1 \mathrm{MHz}$, Figure 5 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | -75 |  | dB |
| Crosstalk Between Channels (Note 9) | $\mathrm{V}_{\mathrm{CT}}$ | $\begin{aligned} & \text { VEN }=2.4 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}, \\ & \text { VGEN }=1 \mathrm{Vp}-\mathrm{p}, \text { Figure } 5 \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | -75 |  | dB |
| Logic Input Capacitance | CIN | $\mathrm{f}=1 \mathrm{MHz}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 15 |  | pF |
| NO-Off Capacitance | Coff | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{COM}}=0 \text {, }$ <br> Figure 6 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 3 |  | pF |
| COM-Off Capacitance | CCOM_(OFF) | $\mathrm{f}=1 \mathrm{MHz}, \mathrm{~V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{COM}}=0,$ <br> Figure 6 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 15 |  | pF |
| COM-On Capacitance | CCOM_(ON) | $\begin{aligned} & f=1 \mathrm{MHz}, \mathrm{VEN}_{\mathrm{EN}}=2.4 \mathrm{~V}, \\ & \mathrm{VCOM}_{-}=0 \text {, Figure } 6 \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 26 |  | pF |

## Low-Voltage, Single 8-to-1 and Dual 4-to-1 Cal-Multiplexers

## ELECTRICAL CHARACTERISTICS—Dual Supplies (continued)

$\left(\mathrm{V}+=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}-=-5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{IH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)$ (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LATCH TIMING (Note 3) |  |  |  |  |  |  |  |
| Setup Time | ts | Figure 7 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 45 | 70 | ns |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 80 |  |
| Hold Time | th | Figure 7 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -10 | 0 |  | ns |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | -10 |  |  |  |
| Pulse Width, Latch Enable | tMPW | Figure 7 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 30 | 15 |  | ns |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | 40 |  |  |  |
| Enable Setup Time | tes | Figure 8 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 15 | 30 | ns |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 40 |  |
| INTERNAL DIVIDERS |  |  |  |  |  |  |  |
| Offset Divider Output |  | $\begin{aligned} & \mathrm{V} \text { REF }=4.096 \mathrm{~V}, \\ & \mathrm{REFHI}=4.096 \mathrm{~V}, \\ & \text { REFLO }=\text { GND } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | $\begin{aligned} & 14.9 / \\ & 4096 \end{aligned}$ | $\begin{gathered} 15 / \\ 4096 \end{gathered}$ | $\begin{aligned} & 15.1 / \\ & 4096 \end{aligned}$ | LSB |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{TMAX}^{\text {a }}$ | $\begin{aligned} & 14.9 / \\ & 4096 \end{aligned}$ | $\begin{gathered} 15 / \\ 4096 \end{gathered}$ | $\begin{aligned} & 15.1 / \\ & 4096 \end{aligned}$ |  |
| Gain Divider Output |  | $\begin{aligned} & \text { VREF }=4.096 \mathrm{~V}, \\ & \text { REFHI }=4.096 \mathrm{~V}, \\ & \text { REFLO }=\text { GND } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | $\begin{gathered} 4080.9 / \\ 4096 \end{gathered}$ | $\begin{gathered} 4081 / \\ 4096 \end{gathered}$ | $\begin{gathered} 4081.1 / \\ 4096 \end{gathered}$ | LSB |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | $\begin{gathered} 4080.9 / \\ 4096 \end{gathered}$ | $\begin{gathered} 4081 / \\ 4096 \end{gathered}$ | $\begin{gathered} 4081.1 / \\ 4096 \end{gathered}$ |  |
| (V+ / 2) Divider Output |  | Referenced to GND | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | $\begin{aligned} & \hline 2032 / \\ & 4096 \end{aligned}$ | $\begin{gathered} 2048 / \\ 4096 \end{gathered}$ | $\begin{gathered} 2064 / \\ 4096 \end{gathered}$ | LSB |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | $\begin{gathered} 2032 / \\ 4096 \end{gathered}$ | $\begin{gathered} 2048 / \\ 4096 \end{gathered}$ | $\begin{gathered} 2064 / \\ 4096 \end{gathered}$ |  |
| (V+-V-) Divider Output |  | Referenced to V- | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | $\begin{gathered} 2544 / \\ 4096 \end{gathered}$ | $\begin{aligned} & 2560 / \\ & 4096 \end{aligned}$ | $\begin{aligned} & 2576 / \\ & 4096 \end{aligned}$ | LSB |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | $\begin{gathered} \hline 2544 / \\ 4096 \end{gathered}$ | $\begin{gathered} \hline 2560 / \\ 4096 \end{gathered}$ | $\begin{aligned} & \hline 2576 / \\ & 4096 \end{aligned}$ |  |
| Output Resistance Offset Divider |  | (Note 3) | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 400 | 800 | $\Omega$ |
| Output Resistance Gain Divider |  | (Note 3) | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 400 | 800 | $\Omega$ |
| Output Resistance (V+ / 2) Divider |  | (Note 3) | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 6 | 9 | k $\Omega$ |
| Output Resistance (V+ - V-) Divider |  | (Note 3) | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 6 | 9 | k $\Omega$ |
| Output Resistance <br> (REFHI, REFLO, GND) |  | (Note 3) | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 400 | 800 | $\Omega$ |
| Additional Positive Supply Current |  | $(\mathrm{V}+/ 2)$ divider active, $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}+, \mathrm{V}_{\mathrm{IL}}=0$ (Note 3) | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\begin{aligned} & V+1 \\ & 24 k \end{aligned}$ | $\begin{aligned} & V+1 \\ & 13 k \end{aligned}$ | mA |

## Low-Voltage, Single 8-to-1 and <br> Dual 4-to-1 Cal-Multiplexers

## ELECTRICAL CHARACTERISTICS-Dual Supplies (continued)

$\left(\mathrm{V}+=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}-=-5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{IH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)$ (Note 2)


## ELECTRICAL CHARACTERISTICS-Single +5V Supply

$\left(\mathrm{V}+=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}-=0, \mathrm{~V}_{\mathrm{IH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCH |  |  |  |  |  |  |  |  |
| Analog-Signal Range | VNO_, <br> $V_{C O M}$ | (Note 3) |  |  | 0 |  | V+ | V |
| On-Resistance | Ron | $\begin{aligned} & \mathrm{ICOM}_{-}=1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}_{-}}=3.0 \mathrm{~V}, \\ & \mathrm{~V}+=4.5 \mathrm{~V} \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 80 | 150 | $\Omega$ |
|  |  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 200 |  |
| On-Resistance Matching Between Channels (Notes 3, 4) | $\Delta \mathrm{RON}$ | $\begin{aligned} & \mathrm{ICOM}_{-}=1 \mathrm{~mA}, \mathrm{~V}_{\text {NO_ }}=3.0 \mathrm{~V}, \\ & \mathrm{~V}+=4.5 \mathrm{~V} \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 2 | 8 | $\Omega$ |
|  |  |  |  | $T_{A}=T_{\text {MIN }}$ to $T_{\text {MAX }}$ |  |  | 12 |  |
| On-Resistance Flatness (Note 5) | Rflat | $\begin{aligned} & \mathrm{ICOM}_{-}=1 \mathrm{~mA} ; \mathrm{V}_{\text {NO_ }}=3 \mathrm{~V}, 2 \mathrm{~V}, 1 \mathrm{~V} ; \\ & \mathrm{V}+=4.5 \mathrm{~V} \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 8 |  |  | $\Omega$ |
| NO-Off Leakage Current (Notes 6, 10) | INO(OFF) | $\begin{aligned} & \mathrm{V}_{\text {COM }}=1 \mathrm{~V}, 4.5 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{NO}_{-}}=4.5 \mathrm{~V}, 1 \mathrm{~V} ; \mathrm{V}_{+}=5.5 \mathrm{~V} \end{aligned}$ |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 |  | 0.1 | nA |
|  |  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | -2 |  | 2 |  |
| COM-Off Leakage <br> Current (Notes 6, 10) | ICOM_(OFF) | $\begin{aligned} & \mathrm{VCOM}_{-}=4.5 \mathrm{~V}, 1 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{NO}}=1 \mathrm{~V}, 4.5 \mathrm{~V} ; \\ & \mathrm{V}_{+}=5.5 \mathrm{~V} \end{aligned}$ | MAX4539 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.2 |  | 0.2 | nA |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | -10 |  | 10 |  |
|  |  |  | MAX4540 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 |  | 0.1 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | -5 |  | 5 |  |
| COM-On Leakage <br> Current (Notes 6, 10) | ICOM_(ON) | $\begin{aligned} & \mathrm{VCOM}_{-}=4.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {NO- }}=4.5 \mathrm{~V}, \\ & \mathrm{~V}+=5.5 \mathrm{~V} \end{aligned}$ | MAX4539 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.2 |  | 0.2 | nA |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | -10 |  | 10 |  |
|  |  |  | MAX4540 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.1 |  | 0.1 |  |
|  |  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | -5 |  | 5 |  |

## Low-Voltage, Single 8-to-1 and Dual 4-to-1 Cal-Multiplexers

## ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)

$\left(\mathrm{V}+=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}-=0, \mathrm{~V}_{\mathrm{IH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}\right.$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUTS (Note 3) |  |  |  |  |  |  |  |
| Input High Voltage | VIH |  |  | 2.4 | 1.6 |  | V |
| Input Low Voltage | VIL |  |  |  | 1.4 | 0.8 | V |
| Input Current with Input Voltage High | IIH | $\mathrm{V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{A}_{-}}=\mathrm{V}_{\text {LATCH }}=\mathrm{V}_{\text {CAL }}=\mathrm{V}_{+}$ |  | -0.1 |  | 0.1 | $\mu \mathrm{A}$ |
| Input Current with Input Voltage Low | IIL | $\mathrm{V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{A}_{-}}=\mathrm{V}_{\text {LATCH }}=\mathrm{V}_{\text {cAL }}=0$ |  | -0.1 |  | 0.1 | $\mu \mathrm{A}$ |
| SUPPLY |  |  |  |  |  |  |  |
| Power-Supply Range |  |  |  | 2.7 |  | 12 | V |
| Positive Supply Current (Note 3) | $1+$ | $\begin{aligned} & V_{E N}=V_{A_{-}}=V_{L A T C H}=V_{C A L}=0 \\ & \text { or } V_{+}, V_{+}=5.5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1 | 0.01 | 1 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | -5 |  | 5 |  |
| GND Supply Current (Note 3) | IGND | $\begin{aligned} & \mathrm{V}_{\mathrm{EN}}=\mathrm{V}_{\mathrm{A}_{-}}=\mathrm{V}_{\mathrm{LATCH}}=\mathrm{V}_{\mathrm{CAL}}=0 \\ & \text { or } \mathrm{V}_{+}, \mathrm{V}+=5.5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1 | 0.01 | 1 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | -10 |  | 10 |  |
| DYNAMIC CHARACTERISTICS (Note 3) |  |  |  |  |  |  |  |
| Transition Time | tTRANS | Figure 1 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 150 | 200 | ns |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 250 |  |
| Break-Before-Make Interval | topen | Figure 2 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 4 | 10 |  | ns |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | 1 |  |  |  |
| Enable Turn-On Time | ton | Figure 3 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 115 | 150 | ns |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 200 |  |
| Enable Turn-Off Time | toff | Figure 3 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 60 | 100 | ns |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 130 |  |
| Charge Injection | Vcte | $\mathrm{CL}=1 \mathrm{nF}, \mathrm{V}_{\text {NO_ }}=0$, Figure 4 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 1 | 5 | pC |
| LATCH TIMING (Note 3) |  |  |  |  |  |  |  |
| Setup Time | ts | Figure 7 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 70 | ns |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {Min }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 80 |  |
| Hold Time | ${ }_{\text {th }}$ | Figure 7 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -10 | 0 |  | ns |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | -10 |  |  |  |
| Pulse Width, Latch Enable | tMPW | Figure 7 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 30 | 15 |  | ns |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | 40 |  |  |  |
| Enable Setup Time | tes | Figure 8 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 15 | 30 | ns |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 40 |  |

## Low-Voltage, Single 8-to-1 and Dual 4-to-1 Cal-Multiplexers

## ELECTRICAL CHARACTERISTICS—Single +3V Supply

$\left(\mathrm{V}+=+2.7 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~V}-=0, \mathrm{~V}_{\mathrm{IH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. $)$ (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCH |  |  |  |  |  |  |  |
| Analog-Signal Range | VCOM | (Note 3) |  | 0 |  | V+ | V |
| On-Resistance | Ron | $\begin{aligned} & I_{\text {COM }}^{-}=0.2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{NO}_{-}}=1.5 \mathrm{~V} \\ & \mathrm{~V}+=2.7 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 220 | 500 | $\Omega$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 600 |  |
| LOGIC INPUTS (Note 3) |  |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  |  | 2.4 | 1.1 |  | V |
| Input Low Voltage | VIL |  |  |  | 1.1 | 0.5 | V |
| DYNAMIC (Note 3) |  |  |  |  |  |  |  |
| Transition Time | ttrans | $\mathrm{V}_{\mathrm{NO} 1}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NO}}=0$, Figure 1 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 260 | 400 | ns |
| Enable Turn-On Time | ton | $\mathrm{V}_{\mathrm{NO1}}=1.5 \mathrm{~V}$, Figure 3 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 220 | 350 | ns |
| Enable Turn-Off Time | toff | $\mathrm{V}_{\mathrm{NO}}=1.5 \mathrm{~V}$, Figure 3 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 100 | 150 | ns |
| LATCH TIMING (Note 3) |  |  |  |  |  |  |  |
| Setup Time | ts | Figure 7 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 100 | ns |
| Hold Time | th | Figure 7 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -10 | 0 |  | ns |
| Pulse Width, Latch Enable | tMPW | Figure 7 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 40 |  |  | ns |
| Enable Setup Time | tes | Figure 8 | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 50 | ns |

Note 2: The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet.
Note 3: Guaranteed by design.
Note 4: $\Delta \operatorname{Ron}_{\mathrm{ON}}=\operatorname{Ron}(\mathrm{MAX})-\operatorname{Ron}(\mathrm{MIN})$.
Note 5: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.
Note 6: Leakage parameters are $100 \%$ tested at maximum-rated hot temperature and guaranteed by correlation at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Note 7: If the logic inputs can float during power-on, connect a $1 \mathrm{M} \Omega$ pull-up from LATCH to $\mathrm{V}+$; see Applications Information section.
Note 8: Off Isolation $=20 \log _{10}\left(\mathrm{VCOM} / \mathrm{VNO}_{\mathrm{NO}}\right), \mathrm{VCOM}=$ output, $\mathrm{V}_{\mathrm{NO}}=$ input to off switch.
Note 9: Between any two switches.
Note 10: Leakage testing with a single supply is guaranteed by testing with dual supplies.

Low-Voltage, Single 8-to-1 and Dual 4-to-1 Cal-Multiplexers
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)
Typical Operating Characteristics

LEAKAGE CURRENT vs. TEMPERATURE


ON-RESISTANCE vs. VCOM
(DUAL SUPPLIES)



ON/OFF TIME vs. SUPPLY VOLTAGE
$\mathrm{V}_{+}, \mathrm{V}-(\mathrm{V})$

ON-RESISTANCE vs. Vcom AND TEMPERATURE

ON-RESISTANCE vs. VCOM (SINGLE SUPPLY)




ON-RESISTANCE vs. Vcom AND TEMPERATURE (DUAL SUPPLIES)

(SINGLE SUPPLY)



# Low-Voltage, Single 8-to-1 and Dual 4-to-1 Cal-Multiplexers 

## Typical Operating Characteristics (continued)

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

( $\mathrm{V}_{+}$/ 2 ) DIVIDER OUTPUT
vs. TEMPERATURE


OFFSET DIVIDER OUTPUT vs. TEMPERATURE


TOTAL HARMONIC DISTORTION
vs. FREQUENCY

( $V_{+}$- $V_{-}$) DIVIDER OUTPUT
vs. TEMPERATURE


GAIN DIVIDER OUTPUT vs. REFHI


Rout vs. TEMPERATURE
( $\mathrm{V}_{+} / 2$ DIVIDER AND $\mathrm{V}_{+}$- V- DIVIDER)


GAIN DIVIDER OUTPUT vs. TEMPERATURE


OFFSET DIVIDER OUTPUT vs. REFHI


# Low-Voltage, Single 8-to-1 and Dual 4-to-1 Cal-Multiplexers 

## Typical Operating Characteristics (continued)

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


Rout vs. TEMPERATURE (OFFSET DIVIDER AND GAIN DIVIDER)
( $\mathbf{V}_{+}$- V-) DIVIDER OUTPUT vs. SUPPLY VOLTAGE


Pin Descriptions

## MAX4539 (Single 8-to-1 Cal-Mux)

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | V+ | Positive Supply Voltage |
| 2 | GND | Ground |
| 3 | V- | Negative Supply Voltage |
| 4 | REFHI | Reference High Voltage Input |
| 5 | REFLO | Reference Low Voltage Input |
| 6 | COM | Multiplexer Output |
| 7 | NO1 | Channel Input 1 |
| 8 | NO2 | Channel Input 2 |
| 9 | NO3 | Channel Input 3 |
| 10 | NO4 | Channel Input 4 |
| 11 | NO5 | Channel Input 5 |
| 12 | NO6 | Channel Input 6 |
| 13 | NO7 | Channel Input 7 |
| 14 | NO8 | Channel Input 8 |
| 15 | A2 | Address Bit 2 |
| 16 | A1 | Address Bit 1 |
| 17 | A0 | Address Bit 0 |
| 18 | CAL | Calibration Control Input |
| 19 | EN | Multiplexer Enable |
| 20 | LATCH | Address Latch Control Input |

MAX4540 (Dual 4-to-1 Cal-Mux)

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | V+ | Positive Supply Voltage |
| 2 | GND | Ground |
| 3 | V- | Negative Supply Voltage |
| 4 | REFHI | Reference High Voltage Input |
| 5 | REFLO | Reference Low Voltage Input |
| 6 | COMA | Multiplexer Output A |
| 7 | NO1A | Channel Input 1A |
| 8 | NO2A | Channel Input 2A |
| 9 | NO3A | Channel Input 3A |
| 10 | NO4A | Channel Input 4A |
| 11 | NO1B | Channel Input 1B |
| 12 | NO2B | Channel Input 2B |
| 13 | NO3B | Channel Input 3B |
| 14 | NO4B | Channel Input 4B |
| 15 | COMB | Multiplexer Output B |
| 16 | A1 | Address Bit 1 |
| 17 | A0 | Address Bit 0 |
| 18 | CAL | Calibration Control Input |
| 19 | EN | Multiplexer Enable |
| 20 | LATCH | Address Latch Control Input |

# Low-Voltage, Single 8-to-1 and Dual 4-to-1 Cal-Multiplexers 

Truth Tables

## MAX4539 (Single 8-to-1 Cal-Mux)

| CAL | A2 | A1 | A0 | EN | LATCH | COM |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $X$ | $X$ | $X$ | $X$ | 0 | $X$ | All switches and dividers open. COM is high-Z. Latch contents set <br> to all 1's. |
| $X$ | $X$ | $X$ | $X$ | 1 | 1 | State is latched when LATCH is high. |
| 0 | 0 | 0 | 0 | 1 | 0 | NO1 |
| 0 | 0 | 0 | 1 | 1 | 0 | NO2 |
| 0 | 0 | 1 | 0 | 1 | 0 | NO3 |
| 0 | 0 | 1 | 1 | 1 | 0 | NO4 |
| 0 | 1 | 0 | 0 | 1 | 0 | NO5 |
| 0 | 1 | 0 | 1 | 1 | 0 | NO6 |
| 0 | 1 | 1 | 0 | 1 | 0 | NO7 |
| 0 | 1 | 1 | 1 | 1 | 0 | NO8 |
| 1 | 0 | 0 | 0 | 1 | 0 | (V+ / 2) Divider Mode, VCOM $=2048 / 4096$ V + |
| 1 | 0 | 0 | 1 | 1 | 0 | REFHI |
| 1 | 0 | 1 | 0 | 1 | 0 | REFLO |
| 1 | 0 | 1 | 1 | 1 | 0 | (V+ - V-) Divider Mode , VCOM = 2560/4096 (V+ - V-) |
| 1 | 1 | 0 | 0 | 1 | 0 | GND |
| 1 | 1 | 0 | 1 | 1 | 0 | Gain Divider Mode, VCOM = 4081/4096 (VREFHI - VREFLO) |
| 1 | 1 | 1 | 0 | 1 | 0 | Offset Divider Mode, VCOM = 15/4096 (VREFHI - VREFLO) |
| 1 | 1 | 1 | 1 | 1 | 0 | All switches and dividers open. COM is high-Z. |

$X=$ Don't care

## MAX4540 (Dual 4-to-1 Cal-Mux)

| CAL | A1 | AO | EN | LATCH | COMA | COMB |
| :---: | :---: | :---: | :---: | :---: | :--- | :--- |
| $X$ | $X$ | $X$ | 0 | $X$ | All switches and dividers open. <br> COMA is high-Z. | All switches and dividers open. <br> COMB is high-Z. |
| $X$ | $X$ | $X$ | 1 | 1 | State is latched | State is latched |
| 0 | 0 | 0 | 1 | 0 | NO1A | NO1B |
| 0 | 0 | 1 | 1 | 0 | NO2A | NO2B |
| 0 | 1 | 0 | 1 | 0 | NO3A | NO3B |
| 0 | 1 | 1 | 1 | 0 | NO4A | NO4B |
| 1 | 0 | 0 | 1 | 0 | GND | GND |
| 1 | 0 | 1 | 1 | 0 | Gain Divider Mode | REFLO |
| 1 | 1 | 0 | 1 | 0 | Offset Divider Mode | REFLO |
| 1 | 1 | 1 | 1 | 0 | All switches and dividers open. <br> COMA is high-Z. | All switches and dividers open. <br> COMB is high-Z. |

[^0]
# Low-Voltage, Single 8-to-1 and Dual 4-to-1 Cal-Multiplexers 


#### Abstract

Detailed Description The MAX4539/MAX4540 are multiplexers with additional calibration features. Internal resistor-dividers generate accurate voltage ratios from an external voltage reference, allowing zero- and full-scale calibration of ADC systems as well as facilitation of system self-monitoring. To access the resistor-dividers, assert the CAL pin. When CAL and ENABLE are asserted, the three address pins select one of the various resistor-divider or external reference outputs. The MAX4539/MAX4540 also contain a LATCH input that allows the state of the CAL and address signals to be captured.


## Calibration Functions

The Gain Divider, Offset Divider, REFHI and REFLO modes allow calibration of offset and gain errors in ADC systems. The Gain Divider mode outputs a voltage ratio that is 4081/4096 of Vrefh - Vreflo, accurate to $0.1 / 4096$, or better than 15 bits. The Offset Divider mode outputs a voltage ratio that is 15/4096 of $V_{\text {REFHI }}$ - VREFLO, also accurate to $0.1 / 4096$. The REFHI mode allows the voltage on the REFHI pin to be switched to the output. The REFLO mode allows the voltage on the REFLO pin to be switched to the output.

## Self-Monitoring Functions

The self-monitoring functions are intended to allow an ADC to measure its own supply voltage. The MAX4539 has an internal divide-by-two resistor string between $\mathrm{V}_{+}$ and GND that is accurate to 8 bits (16/4096). It also has a $5 / 8$ resistor string between $\mathrm{V}+$ and V - that is also accurate to 8 bits. This divider string allows measurement of the negative supply with a unipolar ADC. GND can also be switched to the output, eliminating the need for an additional multiplexer channel.

## Applications Information

The MAX4539/MAX4540's construction is typical of most CMOS analog switches. There are three supply pins: $V+, V-$, and GND. The positive and negative power supplies provide drive to the internal CMOS switches and set the limits of the analog voltage on any switch. Reverse-biased ESD protection diodes are internally connected between each analog signal pin and both $\mathrm{V}+$ and V -. If the voltage on any pin exceeds $\mathrm{V}+$ or V -, one of these diodes will conduct. During normal operation, these reverse-biased ESD diodes leak, forming the only current drawn from V -
Virtually all the analog-leakage current is through the ESD diodes. Although the ESD diodes on a given signal pin are identical, and therefore fairly well balanced, they are reverse-biased differently. Each is
biased by either $V+$ or $V$ - and the analog signal. This means their leakage varies as the signal varies. The difference in the two-diode leakage from the signal path to the $V+$ and $V$ - pins constitutes the analogsignal path leakage current. All analog-leakage current flows to the supply terminals, not to the other switch terminal, which explains how both sides of a given switch can show leakage currents of either the same or opposite polarity.
There is no connection between the analog-signal paths and GND. The analog-signal paths consist of an N -channel and P-channel MOSFET with their sources and drains paralleled and their gates driven out of phase with $V+$ and $V$ - by the logic-level translators.
V+ and GND power the internal logic and logic-level translators and set the input-logic thresholds. The logiclevel translators convert the logic levels to switched $\mathrm{V}_{+}$ and V - signals to drive the gates of the analog switches. This drive signal is the only connection between the logic supplies and the analog supplies. All pins have ESD protection to $\mathrm{V}+$ and to V -.
Increasing $V$ - has no effect on the logic-level thresholds, but it does increase the drive to the P-channel switches, which reduces their on-resistance. V- also sets the negative limit of the analog-signal voltage.
The logic-level thresholds are CMOS- and TTL- compatible when $V+$ is $+5 V$. As $V+$ is raised, the threshold increases slightly; when $\mathrm{V}+$ reaches +12 V , the level threshold is about 3.2 V . Although that is above the TTL output high-level minimum of 2.4 V , it is still compatible with CMOS outputs.

## Bipolar-Supply Operation

The MAX4539/MAX4540 operate with bipolar supplies between $\pm 2.7 \mathrm{~V}$ and $\pm 6 \mathrm{~V}$. The $\mathrm{V}+$ and V - supplies need not be symmetrical, but their sum cannot exceed the absolute maximum rating of 13 V .
Note: Do not connect the MAX4539/MAX4540 V+ pin to +3 V AND connect the logic-level input pins to TTL logic-level signals. TTL logic-level outputs can exceed the absolute maximum ratings, which will cause damage to the part and/or external circuits.
Caution: The absolute maximum V+ to V - differential voltage is 13 V . Typical " $\pm 6$-Volt" or " 12 -Volt" supplies with $\pm 10 \%$ tolerances can be as high as 13.2 V . This voltage can damage the MAX4539/MAX4540. Even $\pm 5 \%$ tolerance supplies may have overshoot or noise spikes that exceed 13V.

## Low-Voltage, Single 8-to-1 and Dual 4-to-1 Cal-Multiplexers

## Single-Supply Operation

The MAX4539/MAX4540 operate from a single supply between +2.7 V and +12 V when V - is connected to GND. All of the bipolar precautions must be observed. However, these parts are optimized for $\pm 5 \mathrm{~V}$ operation, and most $A C$ and DC characteristics are degraded significantly when departing from $\pm 5 \mathrm{~V}$. As the overall supply voltage ( $\mathrm{V}+$ to V -) is lowered, switching speed, on-resistance, off isolation, and distortion will degrade. (see the Typical Operating Characteristics section).
Single-supply operation also limits signal levels and interferes with ground referenced signals. When V- = 0, AC signals are limited to -0.3 V . Voltages below -0.3 V can be clipped by the internal ESD-protection diodes, and the parts can be damaged if excessive current flows.

## Power Up

During power up, on-chip latches will strobe whatever addresses are present if EN goes high before LATCH reaches a logic high. When this condition occurs, one of
the internal dividers connected between the supplies may inadvertently turn on, causing higher supply current ( $\sim 200 \mu \mathrm{~A}$ supply current) when the enable input is toggled. Avoid this condition by ensuring that EN pin stays low until the remaining logic inputs are valid. To accomplish this, connect a resistor from EN to ground or apply a low voltage to EN before the other logic inputs go high.

Power Off
When power to the MAX4539/MAX4540 is off (i.e., $\mathrm{V}_{+}=$ V- = 0), the Absolute Maximum Ratings still apply. This means that neither logic-level inputs on NO_ nor signals on COM_ can exceed $\pm 0.3 \mathrm{~V}$. Voltages beyond $\pm 0.3 \mathrm{~V}$ cause the internal ESD-protection diodes to conduct, and the parts can be damaged if excessive current flows.

Chip Information
TRANSISTOR COUNT: 561


Figure 1. Transition Time

Low-Voltage, Single 8-to-1 and Dual 4-to-1 Cal-Multiplexers


Figure 2. Break-Before-Make Interval


Figure 3. Enable Switching Time

# Low-Voltage, Single 8-to-1 and Dual 4-to-1 Cal-Multiplexers 

Test Circuits/Timing Diagrams (continued)


Figure 4. Charge Injection


Figure 5. Off-Isolation/Crosstalk

## Low-Voltage, Single 8-to-1 and Dual 4-to-1 Cal-Multiplexers



Figure 6. NO_/COM_ Capacitance


Figure 8. Enable Setup Time

Figure 7. Setup Time, Hold Time, Latch Pulse Width

# Low-Voltage, Single 8-to-1 and Dual 4-to-1 Cal-Multiplexers 

Pin Configurations/Functional Diagrams (continued)


Low-Voltage, Single 8-to-1 and Dual 4-to-1 Cal-Multiplexers


# Low-Voltage, Single 8-to-1 and Dual 4-to-1 Cal-Multiplexers 



## Low-Voltage, Single 8-to-1 and Dual 4-to-1 Cal-Multiplexers



## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Multiplexer Switch ICs category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
NLV74HC4066ADR2G HEF4051BP MC74HC4067ADTG DG508AAK/883B NLV14051BDG 016400E PI3V512QE 7705201EC PI2SSD3212NCE NLAS3257CMX2TCG PI5A3157BC6EX PI3DBS12412AZLEX PI3V512QEX PI3DBS16213ZLEX PI3DBS16415ZHEX PS509LEX MUX36S16IRSNR 74LVC1G3157GM-Q10X TC7W53FK,LF CD4053BM96 TC4066BP-NF HEF4053BT.653 PI3L720ZHEX ADG5408BRUZ-REEL7 ADG1404YRUZ-REEL7 ADG1208YRZ-REEL7 MAX4704EUB+T ADG1406BRUZ-REEL7 CD4053BPWRG4 ADG658TRUZ-EP 74HC4053D.653 74HCT4052PW. 118 74LVC2G53DP. 125 74HC4052DB. 112 74HC4052PW. 112 74HC4053DB. 112 74HC4067DB. 112 74HC4351DB. 112 74HCT4052D. 112 74HCT4052DB. 112 74HCT4053DB. 112 74HCT4351D.112 74LV4051PW.112 FSA1256L8X_F113 PI5V330QE PI5V331QE 5962-8771601EA 5962-87716022A ADG5249FBRUZ ADG1439BRUZ


[^0]:    $X=$ Don't care

