# 土15kV ESD-Protected, Low-Voltage, Dual, SPST, CMOS Analog Switches 


#### Abstract

General Description The MAX4575/MAX4576/MAX4577 are low-voltage, high electrostatic discharge (ESD)-protected, dual sin-gle-pole/single-throw (SPST) analog switches. The normally closed (NO) and normally open (NC) pins are protected against $\pm 15 \mathrm{kV}$ ESD without latchup or damage. Each switch can handle Rail-to-Rail ${ }^{\circledR}$ analog signals. Off-leakage current is 0.5 nA at $+25^{\circ} \mathrm{C}$. These analog switches are suitable for low-distortion audio applications and are the preferred solution over mechanical relays in automated test equipment or applications where current switching is required. They have low power requirements $(0.5 \mu \mathrm{~W})$, require less board space, and are more reliable than mechanical relays. Each device is controlled by TTL/CMOS input voltage levels and is bilateral.

These switches feature guaranteed operation from a single supply of +2 V to +12 V , making them ideal for use in battery-powered applications. On-resistance is $70 \Omega$ (max), matched between switches to $0.5 \Omega$ (typ) and flat ( $2 \Omega$ typ) over the specified signal range. The MAX4575 has two NO switches, the MAX4576 has two NC switches, and the MAX4577 has one NO and one NC switch. These devices are available in 8 -pin $\mu \mathrm{MAX}$ and SO packages.


## Applications

Battery-Powered Systems
Audio and Video Signal Routing
Low-Voltage Data-Acquisition Systems
Sample-and-Hold Circuits
Communications Circuits
Relay Replacement

Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX4575 EUA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $8 \mu \mathrm{MAX}$ |
| MAX4575ESA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO |
| MAX4576 EUA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $8 \mu \mathrm{MAX}$ |
| MAX4576ESA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO |
| MAX4577EUA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $8 \mu \mathrm{MAX}$ |
| MAX4577ESA | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8 SO |

Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.

- ESD-Protected NO/NC Pins $\pm 15 k V$ (Human Body Model) $\pm 15 k V$ (IEC 1000-4-2 Air-Gap Discharge) $\pm 8 \mathrm{kV}$ (IEC 1000-4-2 Contact Discharge)
- Pin Compatible with MAX4541/MAX4542/MAX4543
- Guaranteed On-Resistance
$70 \Omega$ (max) at +5 V
$150 \Omega$ (max) at +3V
- On-Resistance Flatness
$2 \Omega$ (typ) at +5 V
$6 \Omega$ (typ) at +3 V
- On-Resistance Matching
$0.5 \Omega$ (typ) at +5 V
$0.6 \Omega$ (typ) at +3 V
- Guaranteed $0.5 n A$ Leakage Current at $\mathrm{T}_{\mathrm{A}}=+\mathbf{2 5}^{\circ} \mathrm{C}$
- +2V to +12V Single-Supply Voltage
- TTL/CMOS-Logic Compatible
, Low Distortion: 0.015\%
- -3dB Bandwidth >300MHz
- Rail-to-Rail Signal Range

Pin Configurations/
Functional Diagrams/Truth Tables


SWITCHES SHOWN FOR LOGIC "0" INPUT
Pin Configurations/Functional Diagrams/Truth Tables continued at end of data sheet.

# 士15kV ESD-Protected, Low-Voltage, Dual, SPST, CMOS Analog Switches 

## ABSOLUTE MAXIMUM RATINGS




Note 1: Signals on NO_, NC_, COM_, or IN_ exceeding V+ or GND are clamped by internal diodes. Limit forward current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS—SINGLE +5V SUPPLY

$\left(\mathrm{V}+=+4.5 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise specified. Typical values are at $\mathrm{V}+=+5 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ANALOG SWITCH |  |  |  |  |  |  |  |
| Input Voltage Range | $\begin{aligned} & \mathrm{VCOM}_{\mathrm{CO}} \\ & \mathrm{~V}_{\mathrm{NO}_{-}} \\ & \mathrm{V}_{\mathrm{NC}}^{-} \end{aligned}$ |  |  | 0 |  | V+ | V |
| On-Resistance | Ron | $\begin{aligned} & \mathrm{V}+=+4.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{COM}}=1 \mathrm{~mA}, \\ & \mathrm{~V}_{\text {NO_ }} \text { or } \mathrm{V}_{\mathrm{NC}_{-}}=3.5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 45 | 70 | $\Omega$ |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 75 |  |
| On-Resistance Match Between Channels (Note 3) | $\triangle \mathrm{RON}$ | $\begin{aligned} & \mathrm{V}_{+}=+4.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{COM}}=1 \mathrm{~mA}, \\ & \mathrm{~V}_{\text {NO_ }} \text { or } \mathrm{V}_{\mathrm{NC}_{-}}=3.5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.5 | 2 | $\Omega$ |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 3 |  |
| On-Resistance Flatness (Note 4) | RFLAT(ON) | $\begin{aligned} & \mathrm{V}_{+}=+4.5 \mathrm{~V}, \mathrm{ICOM}_{-}=1 \mathrm{~mA}, \\ & \mathrm{~V}_{\mathrm{NO}} \text { o or } \mathrm{V}_{\mathrm{NC}_{-}}=1 \mathrm{~V}, \\ & 2.25 \mathrm{~V}, 3.5 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 2 | 4 | $\Omega$ |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 5 |  |
| Off-Leakage Current (NO_ or NC_) (Note 5) | INO_, INC_ | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {COM }}=1 \mathrm{~V}, 4.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {NO_ }} \text { or } \mathrm{V}_{\text {NC_ }}=4.5 \mathrm{~V}, 1 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.5 | 0.01 | 0.5 | nA |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $T_{\text {MAX }}$ | -5 |  | 5 |  |
| COM_ Off-Leakage Current (Note 5) | ICOM_(OFF) | $\begin{aligned} & \mathrm{V}_{+}=5.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {coM }}=1 \mathrm{~V}, 4.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {NO_ }} \text { or } \mathrm{V}_{\text {NC_ }}=4.5 \mathrm{~V}, 1 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -0.5 | 0.01 | 0.5 | nA |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | -5 |  | 5 |  |
| COM_ On-Leakage Current (Note 5) | ICOM_(ON) | $\begin{aligned} & V_{+}=5.5 \mathrm{~V} \\ & V_{\text {COM_ }}=1 \mathrm{~V}, 4.5 \mathrm{~V} \\ & \mathrm{~V}_{\text {NO_ }} \text { or } \mathrm{V}_{\text {NC- }}=1 \mathrm{~V} \text {, } \\ & 4.5 \mathrm{~V} \text { or floating } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | -1 | 0.02 | 1 | nA |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | -10 |  | 10 |  |

## $\pm 15 k V$ ESD-Protected, Low-Voltage, Dual, SPST, CMOS Analog Switches

## ELECTRICAL CHARACTERISTICS—SINGLE +5V SUPPLY (continued)

$\left(\mathrm{V}+=+4.5 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.8 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise specified. Typical values are at $\mathrm{V}+=+5 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUT |  |  |  |  |  |  |  |
| IN_ Input High | $\mathrm{V}_{\mathrm{IH}}$ |  |  | 2.4 |  |  | V |
| IN_ Input Low | $\mathrm{V}_{\text {IL }}$ |  |  |  |  | 0.8 | V |
| Logic Input Leakage | IIN | $\mathrm{V}_{\text {IN }}=0$ or $\mathrm{V}+$ |  | -1 |  | 1 | $\mu \mathrm{A}$ |
| SWITCH DYNAMIC |  |  |  |  |  |  |  |
| Turn-On Time | ton | $\begin{aligned} & V_{C O M}=3 V \\ & R_{L}=300 \Omega, C_{L}=35 \mathrm{pF} \end{aligned}$$\text { Figure } 1$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 90 | 150 | ns |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 180 |  |
| Turn-Off Time | toff | $\begin{aligned} & \mathrm{V}_{\mathrm{COM}}=3 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega, \mathrm{CL}=35 \mathrm{pF}, \\ & \text { Figure 1 } \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 50 | 80 | ns |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 100 |  |
| Break-Before-Make (MAX4577 only) |  | $\begin{aligned} & V_{C O M}=3 \mathrm{~V} \\ & R_{L}=300 \Omega, C_{L}=35 \mathrm{pF} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ | 5 | 45 |  | ns |
|  |  |  | $\mathrm{T}_{\text {A }}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ | 4 |  |  |  |
| On-Channel Bandwidth -3dB | BW | Signal $=0 \mathrm{dBm}$, RIN $=$ ROUT $=50 \Omega, C_{L}=5 \mathrm{pF}$, Figure 2 |  | 300 |  |  | MHz |
| Charge Injection | Q | $V_{G E N}=2 V, C_{L}=1.0 n F$, RGEN $=0$, Figure 3 |  | 4 |  |  | pC |
| NO_ or NC_ Off-Capacitance | Coff | $\mathrm{V}_{\mathrm{NO}_{-}}=\mathrm{V}_{\mathrm{NC}_{-}}=\mathrm{GND}, \mathrm{f}=1 \mathrm{MHz},$ <br> Figure 4 |  | 20 |  |  | pF |
| COM_ Off-Capacitance | CCOM(OFF) | $\mathrm{V}_{\text {COM }}=\mathrm{GND}, \mathrm{f}=1 \mathrm{MHz}$ | Figure 4 |  | 12 |  | pF |
| COM_ On-Capacitance | CCOM(ON) | $\mathrm{V}_{\text {COM- }}=\mathrm{V}_{\text {NO_ }}, \mathrm{V}_{\text {NC- }}=$ | ND, f = 1MHz, |  | 20 |  | pF |
| Off-Isolation (Note 7) | VISO | $R_{L}=50 \Omega, C_{L}=5 p F, f=1 \mathrm{MHz}$, Figure 2 |  |  | -75 |  | dB |
|  |  | $R_{L}=50 \Omega, C_{L}=5 p F, f=10 \mathrm{MHz}$, Figure 2 |  |  | -45 |  |  |
| Crosstalk (Note 8) | $\mathrm{V}_{\mathrm{CT}}$ | $R_{L}=50 \Omega, C_{L}=5 p F, f=1 \mathrm{MHz}$, Figure 6 |  |  | -90 |  | dB |
|  |  | $\mathrm{R}_{\mathrm{L}}=50 \Omega, C_{L}=5 \mathrm{pF}, \mathrm{f}=10 \mathrm{MHz}$, Figure 6 |  | -70 |  |  |  |
| Total Harmonic Distortion | THD | $\mathrm{RL}=600 \Omega, \mathrm{f}=20 \mathrm{~Hz}$ to 20 kHz |  | 0.015 |  |  | \% |
| ESD SCR Holding Current | IH |  |  |  | 110 |  | mA |
| ESD SCR Holding Voltage | $\mathrm{V}_{\mathrm{H}}$ |  |  |  | 3 |  | V |
| POWER SUPPLY |  |  |  |  |  |  |  |
| Power-Supply Range | V+ |  |  | 2 |  | 12 | V |
| Positive Supply Current | $1+$ | $\begin{aligned} & V_{+}=5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }}=0 \text { or } \mathrm{V}+ \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 1 | $\mu \mathrm{A}$ |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$ |  |  | 10 |  |

## $\pm 15 k V$ ESD-Protected, Low-Voltage, Dual, SPST, CMOS Analog Switches

## ELECTRICAL CHARACTERISTICS—SINGLE +3V SUPPLY

$\left(\mathrm{V}+=+2.7 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{IH}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{IL}}=0.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise specified. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)


Note 2: The algebraic convention, where the most negative value is a minimum and the most positive value is a maximum, is used in this data sheet.
Note 3: $\Delta \mathrm{RON}=\mathrm{RON}(\mathrm{MAX})-\mathrm{RON}(\mathrm{min})$.
Note 4: Flatness is defined as the difference between the maximum and the minimum values of on-resistance as measured over the specified analog signal ranges.
Note 5: Leakage parameters are $100 \%$ tested at $T_{A}\left(\right.$ max) , and guaranteed by correlation at $+25^{\circ} \mathrm{C}$.
Note 6: Off-Isolation $=20 \log _{10}\left(\mathrm{~V}_{\mathrm{COM}} / \mathrm{V}_{\mathrm{NO}}\right), \mathrm{V}_{\mathrm{COM}}=$ output, $\mathrm{V}_{\mathrm{NO}}=$ input to off switch.
Note 7: Between any two switches.
Note 8: Guaranteed by design.

# $\pm 15 k V$ ESD-Protected, Low-Voltage, Dual, SPST, CMOS Analog Switches 

Typical Operating Characteristics
( $\mathrm{V}+=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise specified.)


SUPPLY CURRENT
vs. Vcc AND TEMPERATURE



ON-RESISTANCE vs. Vcom AND TEMPERATURE


TURN-ON/TURN-OFF TIME
vs. TEMPERATURE


TURN-ON/TURN-OFF
vs. $\mathbf{V C O M}^{\left(V_{+}=5 \mathrm{~V}\right.}$ )


ON/OFF-LEAKAGE CURRENT vs. TEMPERATURE


TURN-ON/TURN-OFF TIME
vs. SUPPLY VOLTAGE


CHARGE INJECTION vs. VCOM


# 土15kV ESD-Protected, Low-Voltage, Dual, SPST, CMOS Analog Switches 

$\qquad$ ( $\mathrm{V}+=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise specified.)



Pin Description

| PIN |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :--- |
| MAX4575 | MAX4576 | MAX4577 |  |  |
| 1 | - | 1 | NO1 | Analog Switch 1—Normally Open |
| - | 1 | - | NC1 | Analog Switch 1—Normally Closed |
| 2 | 2 | 2 | COM1 | Analog Switch 1—Common |
| 3 | 3 | 3 | IN2 | Digital Control Input 2 |
| 4 | 4 | - | GND | Ground |
| 5 | 5 | - | NO2 | Analog Switch 2—Normally Open |
| - | 6 | 6 | NC2 | Analog Switch 2—Normally Closed |
| 6 | 7 | 7 | COM2 | Analog Switch 2-Common |
| 7 | 8 | 8 | IN1 | Digital Control Input 1 |
| 8 |  |  | V+ | Positive Supply Voltage Input |

## $\pm 15 k V$ ESD-Protected, Low-Voltage, Dual, SPST, CMOS Analog Switches



Figure 1. Switching Time


Figure 2. Off-Isolation/On-Channel Bandwidth

## Detailed Description

The MAX4575/MAX4576/MAX4577 are dual SPST CMOS analog switches with circuitry providing $\pm 15 \mathrm{kV}$ ESD protection on the NO and NC pins. The CMOS switch construction provides rail-to-rail signal handling while consuming virtually no power. Each of the two
switches is independently controlled by a TTL/CMOS-level-compatible digital input.

## Applications Information

Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to the device.
Proper power-supply sequencing is recommended for all CMOS devices. Always sequence $\mathrm{V}+$ on first, followed by the logic inputs, NO/NC, or COM.

## Operating Considerations for High-Voltage Supply

The MAX4575/MAX4576/MAX4577 are capable of +12 V single-supply operation with some precautions. The absolute maximum rating for $\mathrm{V}+$ is +13 V (referenced to GND). When operating near this region, bypass $\mathrm{V}+$ with a minimum $0.1 \mu \mathrm{~F}$ capacitor to ground as close to the IC as possible.

## 土15kV ESD Protection

The MAX4575/MAX4576/MAX4577 are $\pm 15 \mathrm{kV}$ ESD protected (according to IEC 1000-4-2) at the NC/NO terminals. To accomplish this, bidirectional SCRs are included on-chip between these terminals. When the voltages at these terminals go Beyond-the-Rail ${ }^{\text {TM }}$, the corresponding SCRs turns on in a few nanoseconds

## 土15kV ESD-Protected, Low-Voltage, Dual, SPST, CMOS Analog Switches



Figure 3. Charge Injection


Figure 4. Channel Off/On-Capacitance
and bypass the surge safely to ground. This method is superior to using diode clamps to the supplies because, unless the supplies are very carefully decoupled through low-ESR capacitors, the ESD current through the diode clamp could cause a significant spike in the supplies. This may damage or compromise the reliability of any other chip powered by those same supplies.
There are diodes from NC/NO to the supplies in addition to the SCRs. There is a resistance in series with each of these diodes to limit the current into the supplies during an ESD strike. The diodes protect these


Figure 5. Crosstalk
terminals from overvoltages that are not a result of ESD strikes. These diodes also protect the device from improper power-supply sequencing.
Once the SCR turns on because of an ESD strike, it continues to be on until the current through it falls below its "holding current." The holding current is typically 110 mA in the positive direction (current flowing into the $\mathrm{NC} / \mathrm{NO}$ terminal) at room temperature (see SCR Holding Current vs. Temperature in the Typical Operating Characteristics). Design the system so that any sources connected to NC/NO are current limited to a value below the holding current to ensure the SCR

# $\pm 15 k V$ ESD-Protected, Low-Voltage, Dual, SPST, CMOS Analog Switches 

turns off when the ESD event is finished and normal operation may be resumed. Also, keep in mind that the holding current varies significantly with temperature. The worst case is at $+85^{\circ} \mathrm{C}$ when the holding currents drop to 70 mA . Since this is a typical number to guarantee turn-off of the SCRs under all conditions, the sources connected to these terminals should be current limited to not more than half this value. When the SCR is latched, the voltage across it is about 3 V , depending on the polarity of the pin current. The supply voltages do not affect the holding current appreciably. The sources connected to the COM side of the switches do not need to be current limited since the switches turn off internally when the corresponding SCR(s) latches.
Even though most of the ESD current flows to GND through the SCRs, a small portion of it goes into $\mathrm{V}+$. Therefore, it is a good idea to bypass the $\mathrm{V}+$ with $0.1 \mu \mathrm{~F}$ capacitors directly to the ground plane.
ESD protection can be tested in various ways. Transmitter outputs and receiver inputs are characterized for protection to the following:

- $\pm 15 \mathrm{kV}$ using the Human Body Model
- $\pm 8 \mathrm{kV}$ using the Contact Discharge method specified in IEC 1000-4-2 (formerly IEC 801-2)
- $\pm 15 \mathrm{kV}$ using the Air-Gap Discharge method specified in IEC 1000-4-2 (formerly IEC 801-2).

ESD Test Conditions
Contact Maxim Integrated Products for a reliability report that documents test setup, methodology, and results.

Human Body Model
Figure 6 shows the Human Body Model and Figure 7 shows the waveform it generates when discharged into a low impedance. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which can be discharged into the test device through a $1.5 \mathrm{k} \Omega$ resistor.

IEC 1000-4-2 The IEC 1000-4-2 standard covers ESD testing and performance of finished equipment; it does not specifically refer to integrated circuits. The MAX4575/MAX4576/ MAX4577 enable the design of equipment that meets Level 4 (the highest level) of IEC 1000-4-2, without additional ESD protection components.
The major difference between tests done using the Human Body Model and IEC 1000-4-2 is higher peak current in IEC 1000-4-2. Because series resistance is lower in the IEC 1000-4-2 ESD test model (Figure 8), the ESD withstand voltage measured to this standard is generally lower than that measured using the Human Body Model. Figure 9 shows the current waveform for the $\pm 8 \mathrm{kV}$ IEC 1000-4-2 Level 4 ESD Contact Discharge test.
The Air-Gap test involves approaching the device with a charged probe. The Contact Discharge method connects the probe to the device before the probe is energized.

## Chip Information

TRANSISTOR COUNT: 78
PROCESS: CMOS

# 土15kV ESD-Protected, Low-Voltage, Dual, SPST, CMOS Analog Switches 



Figure 6. Human Body ESD Test Model


Figure 8. IEC 1000-4-2 ESD Test Model


Figure 7. Human Body Model Current Waveform


Figure 9. IEC 1000-4-2 ESD Generator Current Waveform

## $\pm 15 k V$ ESD-Protected, Low-Voltage, Dual, SPST, CMOS Analog Switches




# 土15kV ESD-Protected, Low-Voltage, Dual, SPST, CMOS Analog Switches 

$\qquad$


Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

12

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Analogue Switch ICs category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
FSA3051TMX NLAS4684FCTCG NLAS5223BLMNR2G NLVAS4599DTT1G NLX2G66DMUTCG 425541DB 425528R 099044FB NLAS5123MNR2G PI5A4157CEX NLAS4717EPFCT1G PI5A3167CCEX SLAS3158MNR2G PI5A392AQE PI5A4157ZUEX PI5A3166TAEX FSA634UCX XS3A1T3157GMX TC4066BP(N,F) DG302BDJ-E3 PI5A100QEX HV2605FG-G HV2301FG-G RS2117YUTQK10 RS2118YUTQK10 RS2227XUTQK10 ADG452BRZ-REEL7 MAX4066ESD+ MAX391CPE+ MAX4730EXT+T MAX314CPE+ BU4066BCFV-E2 MAX313CPE+ BU4S66G2-TR NLASB3157MTR2G TS3A4751PWR NLAS4157DFT2G NLAST4599DFT2G NLAST4599DTT1G DG419LDY+T DG300BDJ-E3 DG2503DB-T2-GE1 TC4W53FU(TE12L,F) HV2201FG-G 74HC2G66DC. 125 DG3257DN-T1-GE4 ADG1611BRUZ-REEL7 DG2535EDQ-T1-GE3 LTC201ACN\#PBF 74LV4066DB,118

