

General Description

The MAX4691-MAX4694 are low-voltage CMOS analog ICs configured as an 8-channel multiplexer (MAX4691). two 4-channel multiplexers (MAX4692), three singlepole/double-throw (SPDT) switches (MAX4693), and four SPDT switches (MAX4694).

The MAX4691/MAX4692/MAX4693 operate from either a single +2V to +11V power supply or dual $\pm 2V$ to ±5.5V power supplies. When operating from ±5V supplies they offer 25 Ω on-resistance (RoN), 3.5 Ω (max) Ron flatness, and 3Ω (max) matching between channels. The MAX4694 operates from a single +2V to +11V supply. Each switch has rail-to-rail signal handling and a low 1nA leakage current.


All digital inputs are 1.8V logic-compatible when operating from a +3V supply and TTL compatible when operating from a +5V supply.

The MAX4691-MAX4694 are available in 16-pin, 4mm × 4mm QFN and TQFN and 16-bump UCSP packages. The chip-scale package (UCSPTM) occupies a 2mm × 2mm area, significantly reducing the required PC board area.

Applications

Audio and Video Signal Routing Cellular Phones Battery-Operated Equipment Communications Circuits Modems

Functional Diagrams



Pin Configurations appear at end of data sheet. Functional Diagrams continued at end of data sheet.

UCSP is a trademark of Maxim Integrated Products, Inc.

Features

- ♦ 16 Bump, 0.5mm-Pitch UCSP (2mm x 2mm)
- ♦ 1.8V Logic Compatibility
- ♦ Guaranteed On-Resistance 70 Ω (max) with +2.7V Supply 35 Ω (max) with +5V Supply 25 Ω (max) with ±4.5V Dual Supplies
- **♦** Guaranteed Match Between Channels 5Ω (max) with +2.7V Supply 3Ω (max) with ±4.5V Dual Supplies
- **♦** Guaranteed Flatness Over Signal Range 3.5 Ω (max) with ±4.5V Dual Supplies
- **♦ Low Leakage Currents Over Temperature** 20nA (max) at +85°C
- ♦ Fast 90ns Transition Time
- **♦** Guaranteed Break-Before-Make
- ♦ Single-Supply Operation from +2V to +11V
- ♦ Dual-Supply Operation from ±2V to ±5.5V (MAX4691/MAX4692/MAX4693)
- ♦ V+ to V- Signal Handling
- ♦ Low Crosstalk: -90dB (100kHz)
- ♦ High Off-Isolation: -88dB (100kHz)

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
|--------------|----------------|-------------------------|
| MAX4691EBE+T | -40°C to +85°C | 16-Bump UCSP* |
| MAX4691EGE+ | -40°C to +85°C | 16 QFN-EP [†] |
| MAX4691ETE+T | -40°C to +85°C | 16 TQFN-EP† |
| MAX4692EBE+T | -40°C to +85°C | 16-Bump UCSP* |
| MAX4692EGE+ | -40°C to +85°C | 16 QFN-EP [†] |
| MAX4692ETE+T | -40°C to +85°C | 16 TQFN-EP [†] |
| MAX4693EBE+T | -40°C to +85°C | 16-Bump UCSP* |
| MAX4693EGE+ | -40°C to +85°C | 16 QFN-EP [†] |
| MAX4693ETE+T | -40°C to +85°C | 16 TQFN-EP [†] |
| MAX4694EBE+T | -40°C to +85°C | 16-Bump UCSP* |
| MAX4694EGE+ | -40°C to +85°C | 16 QFN-EP† |
| MAX4694ETE+T | -40°C to +85°C | 16 TQFN-EP [†] |
| | | |

*UCSP reliability is integrally linked to the user's assembly methods, circuit board, and environment. See the UCSP Reliability section for more information.

 $\dagger EP = Exposed pad.$

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

ABSOLUTE MAXIMUM RATINGS

| V+ to GND0.3V to +12V |
|--|
| V+ to V- (MAX4691/MAX4692/MAX4693)0.3V to +12V |
| Voltage into any Terminal (Note 1) (V 0.3V) to (V+ + 0.3V) |
| Continuous Current into any Terminal ±20mA |
| Peak Current W_, X_, Y_, Z_ (pulsed at 1ms, |
| 10% duty cycle)±40mA |
| ESD per Method 3015.7> 2kV |

| Continuous Power Dissipation ($T_A = +70$ °C) |
|--|
| 16-Bump UCSP (derate 8.2mW/°C above +70°C) 659mW |
| 16-Pin QFN (derate 18.5mW/°C above +70°C) 1481mW |
| 16-Pin TQFN (derate 16.9mW/°C above +70°C) 1349mW |
| Operating Temperature Range40°C to +85°C |
| Storage Temperature Range65°C to +150°C |
| Lead Temperature (TQFN, QFN only, soldering, 10s) +300°C |
| Soldering Temperature (reflow) +260°C |

Note 1: Voltages exceeding V+ or V- on any signal terminal are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—Single +3V Supply

 $(V+=+2.7V \text{ to } +3.6V, V-=0V, V_{IH}=+1.4V, V_{IL}=+0.4V, T_A=-40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $T_A=+25^{\circ}\text{C}$.) (Notes 2, 3, 4)

| PARAMETER | SYMBOL | CONDITIONS | TA | MIN | TYP | MAX | UNITS |
|---|---|---|----------------|-----|-----|-----|------------|
| ANALOG SWITCH | | | | | | | |
| Analog Signal Range | V _W , V _X , V _Y , V _Z , V _W _, V _X _, V _Y _, V _Z _ | | -40°C to +85°C | 0 | | V+ | V |
| On-Resistance (Note 5) | Ron | $V+ = 2.7V; I_W, I_X, I_Y, I_Z = 1mA$ | +25°C | | 45 | 70 | Ω |
| Off fiesistance (Note 5) | TION | $V_{W_{-}}, V_{X_{-}}, V_{Y_{-}}, V_{Z_{-}} = 1.5V$ | -40°C to +85°C | | | 80 | 22 |
| On-Resistance Match Between Channels | ΔR _{ON} | V+ = 2.7V; I _W , I _X , I _Y , I _Z = 1mA | +25°C | | 2 | 5 | Ω |
| (Notes 5, 6) | | V _{W_} , V _{X_} , V _{Y_} , V _{Z_} = 1.5V | -40°C to +85°C | | | 6 | 22 |
| W_, X_, Y_, Z_ Off- | Ι _W _, Ιχ_, | $V + = 3.6V$; V_W , V_X , V_Y , $V_Z = 3V$, | +25°C | -1 | | +1 | nA |
| Leakage Current (Note 7) | I _Y _, I _Z _ | $0.6V$; $V_{W_{-}}$, $V_{X_{-}}$, $V_{Y_{-}}$, $V_{Z_{-}} = 0.6V$, $3V$ | -40°C to +85°C | -10 | | +10 | n A |
| W, X, Y, Z Off-Leakage | IW(OFF), IX(OFF), | V+ = 3.6V; V _W , V _X , V _Y , V _Z = 3V, 0.6V; V _W , V _X , V _Y , V _Z = 0.6V, | +25°C | -2 | | +2 | nA |
| Current (Note 7) | ly(OFF), lz(OFF) | 3V, v _Y _, v _Z _ = 0.0v, | -40°C to +85°C | -20 | | +20 | IIA |
| W, X, Y, Z On-Leakage Current (Note 7) | I _{W(ON)} , I _{X(ON)} , | V+ = 3.6V; V _W , V _X , V _Y , V _Z = 0.6V, 3V; V _W , V _X , V _Y , V _Z = 0.6V, 3V, | +25°C | -2 | | +2 | nA |
| | l _{Y(ON)} , l _{Z(ON)} | or unconnected | -40°C to +85°C | -20 | | +20 | 101 |

2 ______*NIXIN*

ELECTRICAL CHARACTERISTICS—Single +3V Supply (continued)

 $(V+=+2.7V \text{ to } +3.6V, V-=0V, V_{IH}=+1.4V, V_{IL}=+0.4V, T_A=-40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $T_A=+25^{\circ}\text{C}$.) (Notes 2, 3, 4)

| PARAMETER | SYMBOL | COND | ITIONS | TA | MIN | TYP | MAX | UNITS |
|-------------------------------|---|--|---|----------------|-----|-----|-----|-------|
| Input Off-Capacitance | CW_(OFF), CX_(OFF), CY_(OFF), CZ_(OFF) | f = 1MHz, Figure | e 7 | +25°C | | 9 | | pF |
| | C _{X(OFF)} , | £ 40411- | MAX4691 | | | 68 | | |
| Output Off-Capacitance | Cy(OFF), | f = 1MHz, Figure 7 | MAX4692 | +25°C | | 36 | | pF |
| | Cz(OFF) | r igaio i | MAX4693 | | | 20 | | |
| | C _{W(ON)} , | | MAX4691 | | | 78 | | |
| On-Capacitance | C _X (ON), | f = 1MHz, | MAX4692 | +25°C | | 46 | | рF |
| | C _{Y(ON)} , C _{Z(ON)} | Figure 7 | MAX4693 | | | 30 | | |
| DYNAMIC | | | | | | | | |
| Enable Turn-On Time | 1. | V _{W_} , V _{X_} , V _{Y_} , V | / _{Z_} = 1.5V; | +25°C | | 180 | 300 | |
| (MAX4691/MAX4692/ MAX4693) | ton | $R_L = 300\Omega, C_L =$ | : 35pF, Figure 2 | -40°C to +85°C | | | 350 | ns |
| Enable Turn-Off Time | | Vw_, Vx_, Vy_, V | / ₇ = 1.5V; | +25°C | | 70 | 100 | |
| (MAX4691/MAX4692/ MAX4693) | tOFF | $R_L = 300\Omega$, $C_L = 35$ pF, Figure 2 | | -40°C to +85°C | | | 120 | ns |
| A.I.I. T. W. T. | | $V_{W}, V_{X}, V_{Y}, V_{Z} = 0V, 1.5V;$ $R_L = 300\Omega, C_L = 35pF, Figure 3$ | | +25°C | | 200 | 350 | |
| Address Transition Time | ttrans | | | -40°C to +85°C | | | 400 | ns |
| Break-Before-Make | | Vw_, Vx_, Vy_, Vz_ = 1.5V; | | +25°C | 2 | 90 | | |
| Break-Before-Make | tBBM | $R_L = 300\Omega$, $C_L = 35pF$, Figu | = 35pF, Figure 4 | -40°C to +85°C | 2 | | | ns |
| Charge Injection | Q | V _{GEN} = 0V; R _{GEN} Figure 5 | $N=0\Omega; C_L=1nF,$ | +25°C | | 0.1 | | рС |
| Off-Isolation (Note 8) | Viso | f = 0.1MHz, R _L = Figure 6 | = 50Ω , $C_L = 5pF$, | +25°C | | -70 | | dB |
| Crosstalk (Note 9) | V _C T | f = 0.1MHz, R _L = Figure 6 | = 50Ω , $C_L = 5pF$, | +25°C | | -75 | | dB |
| DIGITAL I/O | • | | | | | | | |
| Input Logic-High | VIH | | | | 1.4 | | | V |
| Input Logic-Low | VIL | | | | | | 0.4 | V |
| Input Leakage Current | I _{IN} | V _A , V _B , V _C , V _{EN} | $\bar{I} = 0V \text{ or } V + \overline{V}$ | | -1 | | +1 | μΑ |
| SUPPLY | | | | | | | | |
| Positive Supply Current | l+ | $V + = 3.6V, V_A, V_A$ | V_B , V_C , $V_{\overline{EN}} = 0V$ | +25°C | | | 0.1 | μΑ |
| - Ositive oupply ourient | 1+ | or V+ | | -40°C to +85°C | | | 1 | μΛ |

ELECTRICAL CHARACTERISTICS—Single +5V Supply

 $(V+=+4.5V \text{ to } +5.5V, V-=0V, V_{IH}=+2V, V_{IL}=+0.8V, T_A=-40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $T_A=+25^{\circ}\text{C}$.) (Notes 2, 3, 4)

| PARAMETER | SYMBOL | CONDITIONS | TA | MIN | TYP | MAX | UNITS |
|---|---|---|-------------------------|-----|-----|-----|-------|
| ANALOG SWITCH | · | | 1 | | | | |
| Analog Signal Range | V _W , V _X , V _Y , V _Z , V _{W_} , V _{X_} , V _{Y_} , V _{Z_} | | -40°C to +85°C | 0 | | V+ | V |
| On-Resistance (Note 5) | Pou | $V+ = 4.5V$; I_W , I_X , I_Y , $I_Z = 1mA$; | +25°C | | 25 | 35 | Ω |
| On-nesistance (Note 5) | Ron | $V_{W_{-}}, V_{X_{-}}, V_{Y_{-}}, V_{Z_{-}} = 3.5V$ | -40°C to +85°C | | | 40 | 52 |
| On-Resistance Match Between Channels | ΔRon | V+ = 4.5V; I _W , I _X , I _Y , I _Z = 1mA; | +25°C | | 2 | 4 | Ω |
| (Notes 5, 6) | 2.101 | $V_{W_{-}}, V_{X_{-}}, V_{Y_{-}}, V_{Z_{-}} = 3.5V$ | -40°C to +85°C | | | 5 | |
| On-Resistance Flatness | RFLAT(ON) | V+ = 4.5V; lw, lx, ly, lz = 1mA; Vw_, Vx_, Vy_, Vz_ = 1V, 2.25V, | +25°C | | 2 | 6 | Ω |
| (Note 10) | TIFLAT(ON) | 3.5V | -40°C to +85°C | | | 8 | 22 |
| W_, X_ , Y_, Z_ Off-Leakage | | V+ = 5.5V; V _W , V _X , V _Y , V _Z = 4.5V, 1V_; V _W _, V _X _, V _Y _, V _Z _ = 1V, 4.5V | +25°C | -1 | | +1 | n ^ |
| Current (Note 7) | | | -40°C to +85°C | -10 | | +10 | - nA |
| W, X, Y, Z Off-Leakage | IW(OFF), IX (OFF), | V+ = 5.5V; V _W , V _X , V _Y , | +25°C | -2 | | +2 | |
| Current (Note 7) | ly(OFF), lz(OFF) | $V_Z = 4.5V, 1V_{-}, V_{W_{-}}, V_{X_{-}}, V_{Y_{-}}, V_{Z_{-}} = 1V, 4.5V$ | -40°C to +85°C | -20 | | +20 | nA |
| W, X, Y, Z On-Leakage | I _{W(ON)} , I _{X(ON)} , | V+ = 5.5V; V _W , V _X , V _Y , V _Z = 1V, 4.5V_; V _W _, V _X _, V _Y _, V _Z _ = 1V, | +25°C | -2 | | +2 | nA |
| Current (Note 7) | I _{Y(ON)} , I _{Z(ON)} | 4.5V, or unconnected | -40°C to +85°C | -20 | | +20 | IIA |
| DYNAMIC | T | | | | | | ı |
| Enable Turn-On Time | ton | $V_{W_{-}}, V_{X_{-}}, V_{Y_{-}}, V_{Z_{-}} = 3V; R_{L} =$ | +25°C | | 90 | 130 | ns |
| (MAX4691/MAX4692/MAX4693) | 1011 | 300Ω , C _L = 35pF, Figure 2 | -40°C to +85°C | | | 150 | 110 |
| Enable Turn-Off Time | toff | $V_{W_{-}}, V_{X_{-}}, V_{Y_{-}}, V_{Z_{-}} = 3V; R_{L} =$ | +25°C | | 45 | 60 | ns |
| (MAX4691/MAX4692/MAX4693) | 511 | 300Ω , C _L = 35pF, Figure 2 | -40°C to +85°C | | 100 | 70 | - |
| Address Transition Time | ttrans | $V_{W}, V_{X}, V_{Y}, V_{Z} = 0V, 3V;$ $R_L = 300\Omega, C_L = 35pF,$ Figure 3 | +25°C -40°C to +85°C | | 100 | 140 | ns |
| Break-Before-Make | t _{BBM} | $V_{W_{-}}, V_{X_{-}}, V_{Y_{-}}, V_{Z_{-}} = 3V; R_{L} = 300\Omega, C_{L} = 35pF, Figure 4$ | +25°C -40°C to +85°C | 2 | 35 | | ns |
| Charge Injection | Q | $V_{GEN} = 0V$; $R_{GEN} = 0\Omega$; $C_L = 1nF$, Figure 5 | +25°C | | 0.2 | | рС |

____ /N/XI/W

ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)

 $(V+=+4.5V \text{ to } +5.5V, V-=0V, V_{IH}=+2V, V_{IL}=+0.8V, T_A=-40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.}$ Typical values are at $T_A=+25^{\circ}C.$) (Notes 2, 3, 4)

| PARAMETER | SYMBOL | CONDITIONS | TA | MIN | TYP | MAX | UNITS |
|-------------------------|------------------|--|----------------|-----|-----|-----|-------|
| Off-Isolation (Note 8) | V _{ISO} | $f = 0.1MHz$, $R_L = 50\Omega$, $C_L = 5pF$ Figure 6 | +25°C | | -80 | | dB |
| Crosstalk (Note 9) | VCT | $f = 0.1MHz$, $R_L = 50\Omega$, $C_L = 5pF$ Figure 6 | +25°C | | -87 | | dB |
| DIGITAL I/O | • | | | | | | |
| Input Logic-High | VIH | | | 2 | | | V |
| Input Logic-Low | VIL | | | | | 0.8 | V |
| Input Leakage Current | ILEAKAGE | V _{IN} _ = 0V or V+ | | -1 | | +1 | μΑ |
| SUPPLY | | | | | | | |
| Positivo Supply Current | 1. | V+ = 5.5V; V _{IN} _ = 0V or V+ | +25°C | | • | 0.1 | |
| Positive Supply Current | + | | -40°C to +85°C | -1 | | 1 | μΑ |

ELECTRICAL CHARACTERISTICS—Dual ±5V Supplies (MAX4691/MAX4692/MAX4693 only)

 $(V+ = +4.5V \text{ to } +5.5V, V- = -4.5V \text{ to } -5.5V, V_{IH} = +2V, V_{IL} = +0.8V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.})$ (Notes 2, 3, 4)

| PARAMETER | SYMBOL | CONDITIONS | TA | MIN | TYP | MAX | UNITS |
|---|------------------------------|--|----------------|-----|-----|-----|-------|
| ANALOG SWITCH | | | | | | | |
| Analog Signal Range | Vx, Vy, Vz, Vx_, Vy_, Vz_ | | -40°C to +85°C | V- | | V+ | V |
| On-Resistance (Note 5) | Ron | $V+ = 4.5V; I_X, I_Y, I_Z = 10mA;$ | +25°C | | 18 | 25 | Ω |
| On-nesistance (Note 3) | HON | $V- = -4.5V$; V_{X} , V_{Y} , $V_{Z} = 3.5V$ | -40°C to +85°C | | | 30 | 52 |
| On-Resistance Match Between Channels | ΔRON | V+ = 4.5V; V- = -4.5V; I _X , I _Y , I _Z = | +25°C | | 2 | 3 | Ω |
| (Notes 5, 6) | ΔιτΟΝ | 10mA; V_{X} , V_{Y} , $V_{Z} = 3.5V$ | -40°C to +85°C | | | 4 | 22 |
| On-Resistance Flatness | Dec 45(01) | $V + = 4.5V; V - = -4.5V; I_X, I_Y, I_Z = 4.5V; V - 2.5V; V - 2.5$ | +25°C | | 2.5 | 3.5 | |
| (Note 10) | RFLAT(ON) | 10mA; V_X , V_Y , $V_Z = 3.5V$, $0V$, $-3.5V$ | -40°C to +85°C | | | 4 | Ω |
| X_ , Y_, Z_ Off-Leakage | lχ_, | V+ = 5.5V; V- = -5.5V; Vx, Vy, Vz | +25°C | -1 | | +1 | ^ |
| Current (Note 7) | IY_, IZ_ | $= +4.5V$; V_{X} , V_{Y} , $V_{Z} = \pm 4.5V$ | -40°C to +85°C | -10 | | +10 | nA |
| V V 7 Off Lookago Current | IX (OFF), | V+ = 5.5V; V- = -5.5V; Vx, Vy, | +25°C | -2 | | +2 | |
| X, Y, Z Off-Leakage Current (Note 7) | ly(OFF), lz(OFF) | $V_Z = +4.5V; V_{X}, V_{Y}, V_{Z} = \pm4.5V$ | -40°C to +85°C | -20 | | +20 | nA |

ELECTRICAL CHARACTERISTICS—Dual ±5V Supplies (continued) (MAX4691/MAX4692/MAX4693 only)

 $(V+ = +4.5V \text{ to } +5.5V, V- = -4.5V \text{ to } -5.5V, V_{IH} = +2V, V_{IL} = +0.8V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.})$ (Notes 2, 3, 4)


| PARAMETER | SYMBOL | CONDITIONS | TA | MIN | TYP | MAX | UNITS |
|----------------------------|-------------------|---|----------------|-----|------|-----|-------|
| X, Y, Z On-Leakage Current | IX(ON), | V+ = 5.5V; V- = -5.5V; Vx, Vy, Vz = ±4.5V; | +25°C | -2 | | 2 | ^ |
| (Note 7) | ly(ON), lz(ON) | V_{X} , V_{Y} , $V_{Z} = \pm 4.5V$, or unconnected | -40°C to +85°C | -20 | | 20 | nA |
| DYNAMIC | | | | | | | |
| Facility Town On Time | | $V_{X}, V_{Y}, V_{Z} = 3V; R_L = 300\Omega,$ | +25°C | | 55 | 80 |] |
| Enable Turn-On Time | ton | C _L = 35pF, Figure 2 | -40°C to +85°C | | | 90 | ns |
| Enable Turn-Off Time | toff | $V_{X}, V_{Y}, V_{Z} = 3V; R_L = 300\Omega,$ | +25°C | | 35 | 50 | ns |
| Lilable fulli-Oil fillie | UFF | C _L = 35pF, Figure 2 | -40°C to +85°C | | | 60 | 113 |
| | | V _{X_} , V _{Y_} , V _{Z_} = 0V, 3V; | +25°C | | 60 | 90 | |
| Address Transition Time | ttrans | $R_L = 300\Omega$, $C_L = 35pF$, Figure 3 | -40°C to +85°C | | | 100 | ns |
| Break-Before-Make | tBBM | V_{X} , V_{Y} , V_{Z} = 3V; R_L = 300 Ω , C_L = 35pF, Figure 4 | +25°C | 2 | 20 | | no |
| Dieak-Deiole-Make | | | -40°C to +85°C | 2 | | | ns |
| Charge Injection | Q | $V_{GEN} = 0V$; R $_{GEN} = 0\Omega$; $C_{L} = 1$ nF, Figure 5 | +25°C | | 1.8 | | рС |
| Off-Isolation (Note 8) | V _{ISO} | $f = 0.1MHz$, $R_L = 50\Omega$, $C_L = 5pF$, Figure 6 | +25°C | | -82 | | dB |
| Crosstalk (Note 9) | VCT | $f = 0.1MHz$, $R_L = 50\Omega$, $C_L = 5pF$, Figure 7 | +25°C | | -84 | | dB |
| Total Harmonic Distortion | THD | $f = 20$ Hz to 20 kHz, V_X , V_Y , $V_Z = 5$ Vp-p; $R_L = 600\Omega$, | +25°C | | 0.02 | | % |
| DIGITAL I/O | | | | | | | |
| Input Logic-High | VIH | | | 2 | | | V |
| Input Logic-Low | VIL | | | | | 0.8 | V |
| Input Leakage Current | I _{IN} | V_A , V_B , V_C , $V_{\overline{EN}} = 0V$ or $V+$ | | -1 | | +1 | μΑ |
| SUPPLY | _ | | . | | | | |
| Positive Supply Current | + | V+ = 5.5V; V- = 5.5V; | +25°C | | | 0.1 | μΑ |
| . II Capp., Carron | 1 | V_A , V_B , V_C , $V_{\overline{EN}} = 0V$ or $V+$ | -40°C to +85°C | | | 1 | μ, , |


- **Note 2:** The algebraic convention, where the most negative value is a minimum and the most positive value is a maximum, is used in this data sheet.
- **Note 3:** UCSP parts are 100% tested at $T_A = +25$ °C. Limits across the full temperature range are guaranteed by correlation.
- Note 4: QFN and TQFN parts are 100% tested at TA = +85°C. Limits across the full temperature range are guaranteed by correlation.
- Note 5: UCSP RON and RON match are guaranteed by design.
- **Note 6:** $\Delta Ron = Ron(MAX) Ron(MIN)$.
- Note 7: Leakage parameters are guaranteed by design.
- **Note 8:** Off-isolation = $20\log_{10} (V_{W,X,Y,Z} / V_{W_{-},X_{-},Y_{-},Z_{-}}), V_{W,X,Y,Z} = \text{output}, V_{W_{-},X_{-},Y_{-},Z_{-}} = \text{input to off switch}.$
- Note 9: Between any two switches.
- **Note 10:** Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.

6 __________/N/XI/M


Typical Operating Characteristics


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$








ON-RESISTANCE vs. V_W, V_X, V_Y, V_Z AND





















Typical Operating Characteristics (continued)


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$























Pin Description

MAX4691

| P | IN | | |
|--------------------------------------|------------------------------|---------|---|
| UCSP | QFN-EP/ TQFN-EP | NAME | FUNCTION |
| A4, B4, C4, D4, A1, B1, C1, D1 | 16, 1, 3, 4, 12, 11, 9, 8 | X0-X7 | Analog Switch Inputs 0-7 |
| A2 | 13 | Χ | Analog Switch Common |
| D3, D2, A3 | 5, 7, 15 | A, B, C | Digital Address Inputs |
| B2 | 14 | V- | Negative Analog Supply Voltage Input. Connect V- to GND for single-supply operation. |
| В3 | 2 | GND | Ground. Connect to digital ground. (Analog signals have no ground reference; they are limited to V+ and V) |
| C2 | C2 10 <u>EN</u> | | Digital Enable Input. Normally connect $\overline{\text{EN}}$ to GND. $\overline{\text{EN}}$ can be driven to logic high to set all switches off. |
| C3 | 6 | V+ | Positive Analog and Digital Supply Voltage Input |
| _ | _ | EP | Exposed Pad (QFN and TQFN only). Connect EP to V+. |

MAX4692

| P | IN | | |
|-------------------|--------------------|-------|---|
| UCSP | QFN-EP/ TQFN-EP | NAME | FUNCTION |
| A1, B1, C1, D1 | 12, 11, 9, 8 | X0-X3 | Analog Switch "X" Inputs 0–3 |
| A4, B4, C4, D4 | 16, 1, 3, 4 | Y0–Y3 | Analog Switch "Y" Inputs 0–3 |
| A2 | 13 | Χ | Analog Switch "X" Common |
| А3 | 15 | Υ | Analog Switch "Y" Common |
| D3, D2 | 5, 7 | A, B | Digital Address Inputs for both "X" and "Y" Analog Switches |
| B2 | 14 | V- | Negative Analog Supply Voltage Input. Connect V- to GND for single-supply |
| ВЗ | 2 | GND | Ground. Connect to digital ground. (Analog signals have no ground reference; they are limited to V+ and V) |
| C2 | 10 | ĒN | Digital Enable Input. Normally connect $\overline{\text{EN}}$ to GND. $\overline{\text{EN}}$ can be driven to logic high to set all switches off. |
| C3 | 6 | V+ | Positive Analog and Digital Supply Voltage Input |
| _ | _ | EP | Exposed Pad (QFN and TQFN only). Connect EP to V+. |

_Pin Description (continued)

MAX4693

| PIN | | | | |
|------|--------------------|------|---|--|
| UCSP | QFN-EP/ TQFN-EP | NAME | FUNCTION | |
| A1 | 12 | X0 | Analog Switch "X" Normally Closed Input | |
| B1 | 11 | X1 | Analog Switch "X" Normally Open Input | |
| A4 | 16 | Y0 | Analog Switch "Y" Normally Closed Input | |
| B4 | 1 | Y1 | Analog Switch "Y" Normally Open Input | |
| D1 | 8 | Z0 | Analog Switch "Z" Normally Closed Input | |
| C1 | 9 | Z1 | Analog Switch "Z" Normally Open Input | |
| A2 | 13 | Х | Analog Switch "X" Common | |
| A3 | 15 | Υ | Analog Switch "Y" Common | |
| D2 | 7 | Z | Analog Switch "Z" Common | |
| C4 | 3 | А | Analog Switch "X" Digital Control Input | |
| D4 | 4 | В | Analog Switch "Y" Digital Control Input | |
| D3 | 5 | С | Analog Switch "Z" Digital Control Input | |
| B2 | 14 | V- | Negative Analog Supply Voltage Input. Connect V- to GND for single-supply operation. | |
| В3 | 2 | GND | Ground. Connect GND to digital ground. (Analog signals have no ground reference; they are limited to V+ and V) | |
| C2 | 10 | ĒN | Digital Enable Input. Normally connect $\overline{\text{EN}}$ to GND. $\overline{\text{EN}}$ can be driven to logic high to set all switches off. | |
| C3 | 6 | V+ | Positive Analog and Digital Supply Voltage Input | |
| _ | _ | EP | Exposed Pad (QFN and TQFN only). Connect EP to V+. | |

Pin Description (continued)

MAX4694

| PIN | | | | |
|------|--------------------|------|--|--|
| USCP | QFN-EP/ TQFN-EP | NAME | FUNCTION | |
| D4 | 4 | WO | Analog Switch "W" Normally Closed Input | |
| C4 | 3 | W1 | Analog Switch "W" Normally Open Input | |
| A1 | 12 | X0 | Analog Switch "X" Normally Closed Input | |
| B1 | 11 | X1 | Analog Switch "X" Normally Open Input | |
| A4 | 16 | Y0 | Analog Switch "Y" Normally Closed Input | |
| B4 | 1 | Y1 | Analog Switch "Y" Normally Open Input | |
| D1 | 8 | Z0 | Analog Switch "Z" Normally Closed Input | |
| C1 | 9 | Z1 | Analog Switch "Z" Normally Open Input | |
| D3 | 5 | W | Analog Switch "W" Common | |
| A2 | 13 | Х | Analog Switch "X" Common | |
| А3 | 15 | Υ | Analog Switch "Y" Common | |
| D2 | 7 | Z | Analog Switch "Z" Common | |
| B2 | 14 | GND | Ground | |
| В3 | 2 | А | Analog Switch "W" and "Y" Digital Control Input | |
| C2 | 10 | В | Analog Switch "X" and "Z" Digital Control Input | |
| C3 | 6 | V+ | Positive Analog and Digital Supply Voltage Input | |
| _ | _ | EP | Exposed Pad (QFN and TQFN only). Connect EP to V+. | |

Table 1. Truth Table/Switch Programming

| ĒN¹ | ADDRESS BITS | | | ON SWITCHES | | | | |
|-----|----------------|---|---|-------------------|-------------------|-------------------|---------------------------|--|
| | C ² | В | Α | MAX4691 | MAX4692 | MAX4693 | MAX4694 | |
| 1 | Χ | Χ | Х | All switches open | All switches open | All switches open | _ | |
| 0 | 0 | 0 | 0 | X-X0 | X-X0, Y-Y0 | X-X0, Y-Y0, Z-Z0 | W-W0, X-X0, Y-Y0, Z-Z0 | |
| 0 | 0 | 0 | 1 | X-X1 | X-X1, Y-Y1 | X-X1, Y-Y0, Z-Z0 | W-W1, X-X0, Y-Y1, Z-Z0 | |
| 0 | 0 | 1 | 0 | X-X2 | X-X2, Y-Y2 | X-X0, Y-Y1, Z-Z0 | W-W0, X-X1, Y-Y0, Z-Z1 | |
| 0 | 0 | 1 | 1 | X-X3 | X-X3, Y-Y3 | X-X1, Y-Y1, Z-Z0 | W-W1, X-X1, Y-Y1, Z-Z1 | |
| 0 | 1 | 0 | 0 | X-X4 | X-X0, Y-Y0 | X-X0, Y-Y0, Z-Z1 | W-W0, X-X0, Y-Y0, Z-Z0 | |
| 0 | 1 | 0 | 1 | X-X5 | X-X1, Y-Y1 | X-X1, Y-Y0, Z-Z1 | W-W1, X-X0, Y-Y1, Z-Z0 | |
| 0 | 1 | 1 | 0 | X-X6 | X-X2, Y-Y2 | X-X0, Y-Y1, Z-Z1 | W-W0, X-X1, Y-Y0, Z-Z1 | |
| 0 | 1 | 1 | 1 | X-X7 | X-X3, Y-Y3 | X-X1, Y-Y1, Z-Z1 | W-W1, X-X1, Y-Y1, Z-Z1 | |

X = Don't care

Detailed Description

The MAX4691–MAX4694 are low-voltage CMOS analog ICs configured as an 8-channel multiplexer (MAX4691), two 4-channel multiplexers (MAX4692), three SPDT switches (MAX4693), and four SPDT switches (MAX4694). All switches are bidirectional.

The MAX4691/MAX4692/MAX4693 operate from either a single +2V to +11V power supply or dual ±2V to ±5.5V power supplies. When operating from ±5V supplies they offer 25Ω on-resistance (RoN), 3.5Ω max RoN flatness, and 3Ω max matching between channels. The MAX4694 operates from a single +2V to +11V supply. Each switch has rail-to-rail signal handling, fast switching times of toN = 80ns, toff = 50ns, and a low 1nA leakage current.

All digital inputs are 1.8V logic-compatible when operating from a +3V supply and TTL-compatible when operating from a +5V supply.

Digital Inputs

The MAX4691 and MAX4692 include address pins that allow control of the multiplexers. For the MAX4691, pins

A, B, C determine which switch is closed. The two 4-1 muxes in the MAX4692 are controlled by the same address pins (A and B). (Table 1)

The MAX4693 and MAX4694 offer SPDT switches in triple and quadruple packages. In the MAX4693, each switch has a unique control input. The MAX4694 has two digital control inputs: A (for switches "W" and "Y") and B (for switches "X" and "Z"). (Table 1)

Applications Information

Power-Supply Considerations

Overview

The MAX4691–MAX4694 construction is typical of most CMOS analog switches. V+ and V-* are used to drive the internal CMOS switches and set the limits of the analog voltage on any switch. Reverse ESD-protection diodes are internally connected between each analog signal pin and both V+ and V-. If any analog signal exceeds V+ or V-, one of these diodes will conduct.

*V- is found only on the MAX4691/MAX4692/MAX4693.

12 ______ /I/XI/VI

^{1.} EN is not present on the MAX4694.

^{2.} C is not present on the MAX4692 and MAX4694.

During normal operation, these (and other) reverse-biased ESD diodes leak, forming the only current drawn from V+ or V-.

Virtually all the analog leakage current comes from the ESD diodes. Although the ESD diodes on a given signal pin are identical, and therefore fairly well balanced, they are reverse biased differently. Each is biased by either V+ or V- and the analog signal. This means their leakages will vary as the signal varies. The *difference* in the two diode leakages to the V+ and V- pins constitutes the analog signal path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of either the same or opposite polarity.

V+ and GND power the internal logic and logic-level translators, and set both the input and output logic limits. The logic-level translators convert the logic levels into switched V+ and V- signals to drive the gates of the analog signals. This drive signal is the only connection between the logic supplies (and signals) and the analog supplies. V+ and V- have ESD-protection diodes on GND.

Bipolar Supplies

The MAX4691/MAX4692/MAX4693 operate with bipolar supplies between ±2V and ±5.5V. The V+ and V- supplies need not be symmetrical, but their difference cannot exceed the absolute maximum rating of +12V.

Single Supply

These devices operate from a single supply between +2V and +11V when V- is connected to GND. All of the bipolar precautions must be observed. At room temperature, they operate with a single supply at near or below +2V, although as supply voltage decreases, switch on-resistance and switching times become very high.

Always bypass supplies with a 0.1µF capacitor.

Overvoltage Protection

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings can cause permanent damage to the devices. Always sequence V+ on first, then V-, followed by the logic inputs and by W, X, Y, Z. If power-supply sequencing is not possible, add two small signal diodes (D1, D2) in series with the supply pins for overvoltage protection (Figure 1).

Adding diodes reduces the analog signal range to one diode drop below V+ and one diode drop above V-, but does not affect the devices' low switch resistance and low leakage characteristics. Device operation is

unchanged, and the difference between V+ and V-should not exceed 12V. These protection diodes are not recommended when using a single supply if signal levels must extend to ground.

UCSP Reliability

The chip-scale package (UCSP) represents a unique package that greatly reduces board space compared to other packages. UCSP reliability is integrally linked to the user's assembly methods, circuit board material, and usage environment. The user should closely review these areas when considering a UCSP. Performance through Operating Life Test and Moisture Resistance is equal to conventional package technology as it is primarily determined by the wafer-fabrication process. However, this form factor may not perform equally to a packaged product through traditional mechanical reliability tests.

Mechanical stress performance is a greater consideration for a UCSP. UCSP solder joint contact integrity must be considered since the package is attached through direct solder contact to the user's PC board. Testing done to characterize the UCSP reliability performance shows that it is capable of performing reliably through environmental stresses. Results of environmental stress tests and additional usage data and recommendations are detailed in the UCSP application note, which can be found on Maxim's website, at www.maxim-ic.com.





Figure 1. Overvoltage Protection

Test Circuits/Timing Diagrams



Test Circuits/Timing Diagrams (continued)




Figure 3. Address Transition Time

Test Circuits/Timing Diagrams (continued)




Figure 4. Break-Before-Make Interval




Figure 5. Charge Injection

Test Circuits/Timing Diagrams (continued)




Figure 6. Off-Isolation, On-Loss, and Crosstalk





Figure 7. Capacitance

Functional Diagrams (continued)




_Chip Information


PROCESS: BICMOS

18 ______ /V/XI/VI

Pin Configurations



Pin Configurations (continued)



Package Information

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE TYPE | PACKAGE CODE | OUTLINE NO. | LAND PATTERN NO. |
|--------------|--------------|----------------|--------------------------------|
| 16 UCSP | B16+1 | <u>21-0101</u> | Refer to Application Note 1891 |
| 16 QFN-EP | G1644+1 | <u>21-0106</u> | <u>90-0216</u> |
| 16 TQFN-EP | T1644+4 | <u>21-0139</u> | <u>90-0070</u> |

Revision History

| REVISION NUMBER | REVISION DATE | DESCRIPTION | PAGES CHANGED |
|--------------------|---------------|---|--------------------------|
| 0 | 1/01 | Initial release | _ |
| 1 | 7/01 | Added UCSP Package | _ |
| 2 | 2/03 | Removed statement in Features section with UCSP now qualified | _ |
| 3 | 12/06 | Exposed Paddle Connection information edited, style changes | 1, 9, 10, 11, 19, 21, 22 |
| 4 | 8/08 | Added part numbers, package diagram, and TQFN packaging | 1–26 |
| 5 | 3/09 | Added lead-free packaging, edited <i>Pin Description</i> , revised <i>Chip Information</i> , changed "floating" to "unconnected," style changes | 1–6, 9, 10, 11, 18–21 |
| 6 | 1/12 | Updated Absolute Maximum Ratings and Pin Description sections | 2, 9, 10 |

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Multiplexer Switch ICs category:

Click to view products by Maxim manufacturer:

Other Similar products are found below:

NLV74HC4066ADR2G HEF4051BP MC74HC4067ADTG DG508AAK/883B NLV14051BDG 016400E PI3V512QE 7705201EC
PI2SSD3212NCE NLAS3257CMX2TCG PI5A3157BC6EX PI3DBS12412AZLEX PI3V512QEX PI3DBS16213ZLEX PI3DBS16415ZHEX
PS509LEX MUX36S16IRSNR 74LVC1G3157GM-Q10X TC7W53FK,LF CD4053BM96 TC4066BP-NF HEF4053BT.653 PI3L720ZHEX
ADG5408BRUZ-REEL7 ADG1404YRUZ-REEL7 ADG1208YRZ-REEL7 MAX4704EUB+T ADG1406BRUZ-REEL7 CD4053BPWRG4
ADG658TRUZ-EP 74HC4053D.653 74HCT4052PW.118 74LVC2G53DP.125 74HC4052DB.112 74HC4052PW.112 74HC4053DB.112
74HC4067DB.112 74HC4351DB.112 74HCT4052D.112 74HCT4052DB.112 74HCT4053DB.112 74HCT4351D.112 74LV4051PW.112
FSA1256L8X_F113 PI5V330QE PI5V331QE 5962-8771601EA 5962-87716022A ADG5249FBRUZ ADG1439BRUZ