

General Description

The MAX4781/MAX4782/MAX4783 are high-speed, low-voltage, low on-resistance, CMOS analog multiplexers/switches configured as an 8-channel multiplexer (MAX4781), two 4-channel multiplexers (MAX4782), and three single-pole/double-throw (SPDT) switches (MAX4783).

These devices operate with a +1.6V to +3.6V single supply. When powered from a +3V supply, MAX4781/ MAX4782/MAX4783 feature a 0.7Ω on-resistance (R_{ON}), with 0.3Ω R_{ON} matching between channels, and 0.1Ω Ron flatness. These devices handle rail-to-rail analog signals while consuming less than 3µW of quiescent power. They are available in space-saving 16pin thin QFN (3mm x 3mm) and TSSOP packages.

Applications

Battery-Operated Equipment Audio Signal Routing Low-Voltage Data-Acquisition Systems Communications Circuits


Features

- On-Resistance
 - 0.7Ω (+3V Supply) 1.6Ω (+1.8V Supply)
- ♦ On-Resistance Match Between Channels 0.3Ω (+3V Supply)
- ♦ On-Resistance Flatness 0.1Ω (+3V Supply)
- ♦ Single-Supply Operation Down to 1.6V
- ♦ High-Current Handling Capacity (150mA Continuous)
- **♦** +1.8V CMOS-Logic Compatible
- ♦ Fast Switching Times: toN = 11ns, toFF = 4ns
- Pin Compatible with Industry-Standard 74HC4051/74HC4052/74HC4053 and MAX4617/MAX4618/MAX4619
- ♦ Available in 3mm x 3mm 16-Pin Thin QFN Packages

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX4781EUE	-40°C to +85°C	16 TSSOP
MAX4781ETE	-40°C to +85°C	16 Thin QFN (3mm x 3mm)
MAX4782EUE	-40°C to +85°C	16 TSSOP
MAX4782ETE	-40°C to +85°C	16 Thin QFN (3mm x 3mm)
MAX4783EUE	-40°C to +85°C	16 TSSOP
MAX4783ETE	-40°C to +85°C	16 Thin QFN (3mm x 3mm)

Pin Configurations/Functional Diagrams



Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

Voltages Referenced to GND	Continuous F
VCC, A, B, C, and ENABLE0.3V to +4.6V	16-Pin Thir
Voltage at Any Other Terminal	16-Pin TSS
(Note 1)0.3V to (V _{CC} + 0.3V)	Operating Te
Continuous Current into A, B, C, ENABLE±10mA	Junction Ten
Continuous Current into X, Y, Z, X_, Y_, Z±150mA	Storage Tem
Peak Current into X, Y, Z, X_, Y_, Z_	Lead Tempe
(pulsed at 1ms. 10% duty cycle)±300mA	

Continuous Power Dissipation	
16-Pin Thin QFN (derate 16.9mW/°C above +70°C).	
16-Pin TSSOP (derate 5.7mW/°C above +70°C)	457mW
Operating Temperature Range40°C	to +85°C
Junction Temperature	+150°C
Storage Temperature Range65°C	
Lead Temperature (soldering, 10s)	+300°C

Note 1: Signals on X, Y, Z, X_, and Z_ exceeding V_{CC} or GND are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—Single +3V Supply

 $(V_{CC} = +2.7V \text{ to } +3.6V, \text{ GND} = 0, V_{IH} = 1.4V, V_{IL} = 0.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}C$.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
ANALOG SWITCH				•			
Analog Signal Range	V _X , V _Y , V _Z , V _X _, V _Y _, V _Z _			0		Vcc	V
On-Resistance (Note 4)	Ron	V _{CC} = +2.7V; I _X _, I _Y _, I _Z _ = 100mA; V _X , V _Y , V _Z = 1.7V	+25°C T _{MIN} to T _{MAX}		0.7	1.2	Ω
On-Resistance Match	AD.	V _{CC} = +2.7V; _X , _Y , _Z =	+25°C		0.3	0.4	
Between Channels (Notes 4, 5)	ΔR _{ON}	100mA; V_X , V_Y , $V_Z = 1.7V$	T _{MIN} to T _{MAX}			0.6	Ω
On-Resistance Flatness	RFLAT(ON)	V _{CC} = +2.7V; I _X , I _Y , I _Z = 100mA; V _X , V _Y , V _Z = 0, 0.7V,	+25°C		0.1	0.2	Ω
(Note 6)	TIFLAT(ON)	1.7V	T _{MIN} to T _{MAX}			0.2	52
X_, Y_, Z_	IX_(OFF) IY (OFF)	$V_{CC} = +3.6V;$ V_{X} , V_{Y} , V_{Z} = 3.3V, 0.3V; V_{X} ,	+25°C	-2	0.002	+2	nA
Off-Leakage Current	IZ_(OFF)	V _Z , V _Y , V _Z = 0.3V, 0.3V, V _X , V _Y , V _Z = 0.3V, 3.3V	T _{MIN} to T _{MAX}	-7		+7	11/ (
X Off-Leakage Current	I _{X(OFF)}	$V_{CC} = +3.6V;$ $V_{X} = 3.3V, 0.3V;$	+25°C	-2	0.002	+2	nA
(MAX4781 Only)	1,7(011)	V _X = 0.3V, 3.3V	T _{MIN} to T _{MAX}	-50		+50	177
X On-Leakage Current	lx(on)	$V_{CC} = +3.6V$ $V_{X} = 0.3V, 3.3V;$	+25°C	-2	0.002	+2	nA
(MAX4781 Only)	1X(ON)	$V_{X_{-}} = 0.3V$, 3.3V or floating	T _{MIN} to T _{MAX}	-50		+50	11/ (
X, Y, Z Off-Leakage Current	IX(OFF)	V _{CC} = +3.6V;	+25°C	-2	0.002	+2	- A
(MAX4782/MAX4783 Only)	ly(OFF) lz(OFF)	$V_{X_{-}}, V_{Y_{-}}, V_{Z_{-}} = 3.3V, 0.3V; V_{X_{+}}, V_{Y_{+}}, V_{Z_{-}} = 0.3V, 3.3V$	T _{MIN} to T _{MAX}	-25		+25	nA
X, Y, Z On-Leakage Current	IX(ON)	V _{CC} = +3.6V;	+25°C	-2	0.002	+2	^
(MAX4782/MAX4783 Only)	l _{Y(ON)} l _{Z(ON)}	V_X , V_Y , $V_Z = 0.3V$, 3.3V; V_X , V_Y , $V_Z = 0.3V$, 3.3V or floating	T _{MIN} to T _{MAX}	-25		+25	nA

ELECTRICAL CHARACTERISTICS—Single +3V Supply (continued)

 $(V_{CC} = +2.7V \text{ to } +3.6V, \text{ GND} = 0, V_{IH} = 1.4V, V_{IL} = 0.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}\text{C.})$ (Notes 2, 3)

PARAMETER	SYMBOL	CONDIT	IONS	TA	MIN	TYP	MAX	UNITS
SWITCH DYNAMIC CHARACT	ERISTICS	1						
T 0 T		Vx_, Vy_, Vz_ = 1.5	$5V$; $R_{I} = 50\Omega$;	+25°C		11	25	
Turn-On Time	ton	$C_L = 35pF$; Figure		T _{MIN} to T _{MAX}			27	ns
Turn Off Times		Vx_, Vy_, Vz_ = 1.5	$5V$; $R_L = 50\Omega$;	+25°C		4	15	
Turn-Off Time	toff	$C_L = 35pF$; Figure		T _{MIN} to T _{MAX}			20	ns
Address Transition Time	t	V _{X_} , V _{Y_} , V _{Z_} = 1.5	$5V; R_L = 50\Omega;$	+25°C		11	25	no
Address Transition Time	ttrans	$C_L = 35pF$; Figure	e 2	T _{MIN} to T _{MAX}			27	ns
Break-Before-Make Time	toom	Vx_, Vy_, Vz_ = 1.5	$5V$; $R_L = 50\Omega$;	+25°C		18		ns
(Note 7)	tввм	$C_L = 35pF$; Figure	e 3	T _{MIN} to T _{MAX}	2			115
Charge Injection	Q	V _{GEN} = 0, R _{GEN} = Figure 4	$0, C_L = 1nF,$	+25°C		-110		рС
Input Off-Capacitance	CX_(OFF), CY_(OFF), CZ_(OFF)	f = 1MHz, Figure 6		+25°C		38		рF
	Cx(OFF),	_	MAX4781			310		
Output Off-Capacitance	CY(OFF),	f = 1MHz, Figure 6	MAX4782	+25°C		158		рF
	$C_{Z(OFF)}$	Figure 6	MAX4783]		75		
	C _{X(ON)}	6 48411	MAX4781			380		
Output On-Capacitance	C _{Y(ON)}	f = 1MHz, Figure 6	MAX4782	+25°C		224		рF
	C _Z (ON)	1190100	MAX4783			140		
Off-Isolation (Note 8)	V _{ISO}	$R_L = 50\Omega$, $C_L =$	f = 10MHz			-75		dB
on rediation (Note o)	•130	35pF, Figure 5	f = 1MHz			-90		45
Channel-to-Channel Crosstalk	V _{CT}	$R_L = 50\Omega$, $C_L =$	f = 10MHz			-65		dB
(Note 9)		35pF, Figure 5	f = 1MHz			-80		
Total Harmonic Distortion	THD	f = 20Hz to $20kH$	z, 0.5V _{P-P} , R _L	= 32Ω		0.045		%
DIGITAL I/O				T	1			1
Input Logic High	VIH			T _{MIN} to T _{MAX}	1.4			V
Input Logic Low	VIL			T _{MIN} to T _{MAX}			0.5	V
Input Leakage Current	I _{IN} _	V_A , V_B , $V_C = V_{\overline{EN}}$ 3.6 V	NABLE = 0 or	T _{MIN} to T _{MAX}	-1	0.0005	+1	μΑ
POWER SUPPLY								
Power-Supply Range	Vcc				+1.6		+3.6	V
Positive Supply Current	Icc	V _{CC} = 3.6V; V _A , V _{ENABLE} = 3.6V					1	μА

ELECTRICAL CHARACTERISTICS—Single +1.8V Supply


 $(V_{CC} = +1.8V, GND = 0, V_{IH} = 1V, V_{IL} = 0.4V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}C.$) (Notes 2, 3)


PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
ANALOG SWITCH							
Analog Signal Range	Vx_, Vy_, Vz_, Vx, Vy, Vz			0		Vcc	V
On-Resistance (Note 4)	Ron	V _{CC} = 1.8V; _X , _Y , _Z = 10mA;			1.6	2.5	Ω
, , ,		V_X , V_Y , $V_Z = 1.0V$	T _{MIN} to T _{MAX}			3.5	
On-Resistance Match Between Channels (Notes 4, 5)	ΔRon	$V_{CC} = 1.8V; I_{X}, I_{Y}, I_{Z} = 10mA; V_{X_+}, V_{Y_+}, V_{Z} = 1.0V$	+25°C T _{MIN} to T _{MAX}		0.3	0.4	Ω
SWITCH DYNAMIC CHARACTE	RISTICS	v _A , v ₁ , v ₂ = 1.0v	TMIN to TMAX			0.0	
		V_X , V_Y , $V_Z = 1.0V$; $R_L = 50\Omega$;	+25°C		17	30	
Turn-On Time	ton	$C_L = 35pF$; Figure 1	T _{MIN} to T _{MAX}			32	ns
T 0" T		V_X , V_Y , $V_Z = 1.0V$; $R_L = 50\Omega$;	+25°C		8	20	
Turn-Off Time	tOFF	C _L = 35pF; Figure 1	T _{MIN} to T _{MAX}			22	ns
Address Transition Times	4	V_X , V_Y , V_Z = 1.0V; R_L = 50 Ω ;	+25°C		17	30	
Address Transition Time	ttrans	$C_L = 35pF$; Figure 2	T _{MIN} to T _{MAX}			32	ns
Break-Before-Make Time	+	$V_{X_{-}}, V_{Y_{-}}, V_{Z_{-}} = 1V; R_{L} = 50\Omega;$	+25°C		26		20
(Note 7)	tBBM	C _L = 35pF; Figure 3	$T_{\mbox{\scriptsize MIN}}$ to $T_{\mbox{\scriptsize MAX}}$	1			ns
Charge Injection	Q	V _{GEN} = 0, R _{GEN} = 0, C _L = 1nF, Figure 4	+25°C		-40		рС
DIGITAL I/O							
Input Logic High	VIH		T _{MIN} to T _{MAX}	1			V
Input Logic Low	V _{IL}		T_{MIN} to T_{MAX}			0.4	V
Input Leakage Current	I _{IN} _	V_A , V_B , $V_C = V_{\overline{ENABLE}} = 0$ or 3.6V	T_{MIN} to T_{MAX}	-1	0.000	+1	μΑ
POWER SUPPLY							
Power-Supply Range	Vcc			1.6		3.6	V
Positive Supply Current	Icc	V _{CC} = 3.6V; V _A , V _B , V _C , V _{ENABLE} = 0 or 3.6V				1	μΑ


- Note 2: The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
- **Note 3:** Devices are tested at maximum hot temperature and are guaranteed by design and correlation at T_A = +25°C and -40°C specifications.
- Note 4: R_{ON} and ΔR_{ON} matching specifications for thin QFN-packaged parts are guaranteed by design.
- **Note 5:** $\Delta R_{ON} = R_{ON(MAX)} R_{ON(MIN)}$.
- **Note 6:** Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.
- Note 7: Guaranteed by design; not production tested.
- **Note 8:** Off-isolation = $20log10(V_{COM_{-}}/V_{NO})$, $V_{COM_{-}}$ = output, V_{NO} = input to off switch.
- Note 9: Between any two channels.


Typical Operating Characteristics


(GND = 0, $T_A = +25$ °C, unless otherwise noted.)






















_Typical Operating Characteristics (continued)

(GND = 0, $T_A = +25$ °C, unless otherwise noted.)





_MAX4781 Pin Description

Р	IN	NAME	FUNCTION
TSSOP	THIN QFN	NAME	FUNCTION
3	1	Χ	Analog Switch Output
6	4	ENABLE	Digital Enable Input. Normally connect to GND. Drive to logic high to set all switches off.
7	5	N.C.	No Connection. Not internally connected.
8	6	GND	Ground
9	7	С	Digital Address C Input
10	8	В	Digital Address B Input
11	9	А	Digital Address A Input
13, 14, 15, 12, 1, 5, 2, 4	11, 12, 13, 10, 15, 3, 16, 2	X0-X7	Analog Switch Inputs X0–X7
16	14	Vcc	Positive Analog and Digital Supply Voltage Input
_	EP	PAD	Exposed Pad. Connect to GND.

NIXLN

MAX4782 Pin Description

P	IN	NAME	FUNCTION
TSSOP	THIN QFN	NAME	FUNCTION
1, 5, 2, 4	15, 3, 16, 2	Y0-Y3	Analog Switch Y Inputs Y0–Y3
3	1	Υ	Analog Switch Y Output
6	4	ENABLE	Digital Enable Input. Normally connect to GND. Drive to logic high to set all switches off.
7	5	N.C.	No Connection. Not internally connected.
8	6	GND	Ground
9	7	В	Digital Address B Input
10	8	Α	Digital Address A Input
12, 14, 15, 11	10, 12, 13, 9	X0-X3	Analog Switch X Inputs X0–X3
13	11	Χ	Analog Switch X Output
16	14	V _{CC}	Positive Analog and Digital Supply Voltage Input

MAX4783 Pin Description

P	IN	NAME	FUNCTION
TSSOP	THIN QFN	NAME	FUNCTION
1	15	Y1	Analog Switch Y Normally Open Input
2	16	Y0	Analog Switch Y Normally Closed Input
3	1	Z1	Analog Switch Z Normally Open Input
4	2	Z	Analog Switch Z Output
5	3	Z0	Analog Switch Z Normally Closed Input
6	4	ENABLE	Digital Enable Input. Normally connect to GND. Drive to logic high to set all switches off.
7	5	N.C.	No Connection. Not internally connected.
8	6	GND	Ground
9	7	С	Digital Address C Input
10	8	В	Digital Address B Input
11	9	А	Digital Address A Input
12	10	X0	Analog Switch X Normally Closed Input
13	11	X1	Analog Switch X Normally Open Input
14	12	X	Analog Switch X Output
15	13	Υ	Analog Switch Y Output
16	14	VCC	Positive Analog and Digital Supply Voltage Input

Applications Information

Power-Supply Considerations

Overview

The MAX4781/MAX4782/MAX4783 construction is typical of most CMOS analog switches. There are two supply inputs: V_{CC} and GND. V_{CC} and GND drive the internal CMOS switches and set the limits of the analog voltage on any switch. Internal reverse ESD-protection diodes are connected between each analog signal input and both V_{CC} and GND. If any analog signal exceeds V_{CC} or GND, one of these diodes conducts. During normal operation, these and other reverse-biased ESD diodes leak, forming the only current drawn from V_{CC} or GND.

Virtually all the analog leakage current comes from the ESD diodes. Although the ESD diodes on a given signal input are identical and therefore fairly well balanced, they are reverse-biased differently. Each diode is biased by either VCC or GND and the analog signal. Their leakages vary as the signal varies. The difference in the two diodes' leakages to VCC and GND constitutes the analog-signal-path leakage current. All analog leakage current flows between each input and one of the supply terminals, not to the other switch terminal. Both sides of a given switch can show leakage currents of either the same or opposite polarity.

VCC and GND power the internal logic and set the input logic limits. Logic inputs have ESD-protection diodes to ground.

Power Supply

The MAX4781/MAX4782/MAX4783 operate from a single supply between +1.6V and +3.6V. Switch on-resistance increases as the supply voltage is lowered.

High-Frequency Performance

In 50Ω systems, signal response is reasonably flat up to 50MHz (see the *Typical Operating Characteristics*). Above 20MHz, the on-response has several minor peaks that are highly layout dependent. In the off state, the switch acts like a capacitor and passes higher frequencies with less attenuation. At 10MHz, off-isolation is approximately -50dB in 50Ω systems, becoming worse (approximately 20dB per decade) as frequency increases. Higher circuit impedance also degrades off-isolation. Adjacent channel attenuation is approximately 3dB above that of a bare IC socket and is entirely because of capacitive coupling.

Pin Nomenclature

The MAX4781/MAX4782/MAX4783 are pin compatible with the industry-standard 74HC4051/74HC4052/ 74HC4053 and the MAX4617/MAX4618/MAX4619. In single-supply applications, they function identically and have identical logic diagrams, although these parts differ electrically. The pin designations and logic diagrams in this data sheet conform to the original 1972 specifications published by RCA for the CD4051/ CD4052/CD4053. These designations differ from the standard Maxim switch and mux designations found on other Maxim data sheets such as the MAX4051/ MAX4052/MAX4053. Designers who are more comfortable with Maxim's standard designations are advised that the pin designations and logic diagrams on the MAX4051/MAX4052/MAX4053 data sheet can be applied to the MAX4781/MAX4782/MAX4783.

__ /N/XI/N

Table 1. Truth Table/Switch Programming

ENABLE		SELECT INPUT			ON SWITCHES	
INPUT	C*	В	Α	MAX4781	MAX4782	MAX4783
Н	/	1	1	All switches open	All switches open	All switches open
L	L	L	L	X-X0	X-X0 Y-Y0	X-X0 Y-Y0 Z-Z0
L	L	L	Н	X-X1	X-X1 Y-Y1	X-X1 Y-Y0 Z-Z0
L	L	Н	L	X-X2	X-X2 Y-Y2	X-X0 Y-Y1 Z-Z0
L	L	Н	Н	X-X3	X-X3 Y-Y3	X-X1 Y-Y1 Z-Z0
L	Н	L	L	X-X4	X-X0 Y-Y0	X-X0 Y-Y0 Z-Z1
L	Н	L	Н	X-X5	X-X1 Y-Y1	X-X1 Y-Y0 Z-Z1
L	Н	Н	L	X-X6	X-X2 Y-Y2	X-X0 Y-Y1 Z-Z1
L	Н	Н	Н	X-X7	X-X3 Y-Y3	X-X1 Y-Y1 Z-Z1

^{✓ =} Don't care.

Note: Input and output pins are identical and interchangeable. Either can be considered an input or output. Signals pass equally well in either direction.

^{*}Not present on MAX4782.

Test Circuits/Timing Diagrams




Figure 1. Enable Switching Times

10 ______ /I/XI/M

Test Circuits/Timing Diagrams (continued)




Figure 2. Address Transition Times

Test Circuits/Timing Diagrams (continued)




Figure 3. Break-Before-Make Interval




Figure 4. Charge Injection

Test Circuits/Timing Diagrams (continued)




Figure 5. Off-Isolation, On-Loss, and Crosstalk





Figure 6. Capacitance

Chip Information


TRANSISTOR COUNT: 659 PROCESS: CMOS

Pin Configurations/Functional Diagrams (continued)




Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



D 200 0.25 0.30 0.20 0.25 0.30 0.20 0.25 0.30 0.20 0.25 0.30 0.20 0.25 0.30 0.20 0.25 0.30 0.20 0.25 0.30 0.20 0.25 0.30 0.20 0.25 0.20	PKG		12L 3x3			16L 3x3		1										
CODES MIN NOME MAX. PIN ID 125 C 80 ALC	REF.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	1			EXF	POSE	D PAI	VAR	IATIC	ONS		
D 200 205 0.30 2.02 0.25 0.30 0.20 0.25 0.30	А	0.70	0.75	0.80	0.70	0.75	0.80	Ī	PKG.		D2			E2				DOWN
12 20 3.00 3.10 2.00 3.00 3.10 3.00 3.10	ь	0.20	0.25	0.30	0.20	0.25	0.30		CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	PINID	JEDEC	ALLOWE
ES: DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994. ALL D	D	2.90	3.00	3.10	2.90	3.00	3.10]	T1233-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45∞	WEED-1	NO
T1833-2	Е	2.90	3.00	3.10	2.90	3.00	3.10		T1233-3	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45∞	WEED-1	YES
N	е]	T1633-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45∞	WEED-2	NO
NO	-	0.45	0.55	0.65	0.30	0.40	0.50		T1633-2	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45∞	WEED-2	YES
NE 3 4 A1 0 0.02 0.05 0 0.05 A2 0.20 REF 0.20 REF k 0.25 - 0.025 - 0.025 - 0.005 ALD MIRANSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994. ALL DIMENSIONING ARE IN MILLIMETERS. ANGLES ARE IN DEGREES. N IS THE TOTAL NUMBER OF TERMINAL. SI THE TERMINAL BY IDENTRIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESO 95-159-012. DETAILS OF TERMINAL #1 IDENTRIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTRIER MAY BE EITHER A MOLD OR MARKED FEATURE. DIMENSION DA APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm FROM TERMINAL TIP. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS. DRAWING CONFORMS TO JEDEC MO220 REVISION C.	N	_				16			T1633F-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45∞	WEED-2	N/A
ES: DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994. ALL DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994. ALL DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994. ALL DIMENSIONING ARE IN MILLIMETERS, ANGLES ARE IN DEGREES. NI STHE TOTAL NUMBER OF TERMINALS. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE. DIMENSION DA APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm FROM TERMINAL IP. AND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS. DRAWING CONFORMS TO JEDEC MO220 REVISION C.	-	_						ļ	T1633-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45∞	WEED-2	NO
ES: DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994. ALL DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994. ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES. N IS THE TOTAL NUMBER OF TERMINALS. THE TERMINAL #1 IDENTIFIER AND TERMINALS. THE TERMINAL #1 IDENTIFIER AND TERMINALS IN DENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE YOUR INDICATED THE TERMINAL HID DENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE YOUR INDICATED THE TERMINAL HID IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE YOUR INDICATED THE TERMINAL HID IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE YOUR PROPOSED TO THE TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm FROM TERMINAL TIP. DIMENSION A APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm FROM TERMINAL TIP. NO ADAID NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION. COPLANARTY APPLIES TO THE EXPOSED HEAT SIMN SULIG AS WELL AS THE TERMINALS. DRAWING CONFORMS TO JEDEC MO220 REVISION C.	-	_	_	_														
ES: DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES. NIS THE TOTAL NUMBER OF TERMINALS. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-15 PP-012. DETALS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE. DIMENSION DA APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm FROM TERMINAL TIP. NO AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS. DRAWING CONFORMS TO JEDEC MO220 REVISION C.	-	0			0		0.05	ļ										
ES: DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994. ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES. NI STHE TOTAL NUMBER OF TERMINALS. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESO 95.1 SPO-12. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAP BE EITHER A MOLD OR MARKED FEATURE. DIMENSION 5 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm FROM TERMINAL TIP. NO AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION. COPLANARTY APPLIES TO THE EXPOSED HEAT SIMK SLUG AS WELL AS THE TERMINALS. DRAWING CONFORMS TO JEDEC MO220 REVISION C.	-	-	0.20 REF	_				ļ										
DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994. ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES. IN IS THE TOTAL NUMBER OF TERMINALS. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESO 95-1 99-102. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE. DIMENSION 5 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm FROM TERMINAL IP. AND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS. DRAWING CONFORMS TO JEDEC MO220 REVISION C.																		
COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS. 9. DRAWING CONFORMS TO JEDEC MO220 REVISION C. DATE DESCRIPTION OF THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS. 10. DRAWING CONFORMS TO JEDEC MO220 REVISION C. DESCRIPTION OF THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.		NSION	ING & TO	OLERAN	ICING C	ONFORM	M TO ASI	ME Y14.5N	И-1994.									
DALLAS VIII DALLAS VIII DALLAS VIII TIME PACKAGE OUTLINE	DIME ALL I N IS THE JEST WITH MAR DIME FRO	DIMENS THE TO TERMIN 95-1 S HIN THE KED FE NSION M TERM	SIONS AF TAL NUM NAL #1 IE PP-012. ZONE IN ATURE. b APPLII MINAL TIF	RE IN M MBER C DENTIFI DETAIL NDICAT ES TO I	ILLIMET OF TERM ER AND LS OF TI ED. THE METALL NUMBE	ERS. AN IINALS. TERMIN ERMINAL TERMIN TERMIN	GLES AF IAL NUM . #1 IDEN IAL #1 IE RMINAL /	BERING C ITIFIER AL ENTIFIER AND IS ME	CONVENTION RE OPTIONAL R MAY BE EITI	L, BUT I HER A I	MUST E MOLD (0.20 m	DR OR om AND	ATED	ım				
PALLAS / I / I / I / I / I / I / I / I / I /	DIME ALL I N IS THE JESE WITH MAR DIME FRO	DIMENS THE TO TERMIN 95-1 S 95-1 S HIN THE KED FE ENSION M TERM ND NE DPULAT	SIONS AF TAL NUM NAL #1 IE SPP-012. ZONE IF ATURE. b APPLII MINAL TIF REFER TON IS F	RE IN M MBER C DENTIFI DETAIL NDICAT ES TO 1 P. TO THE POSSIBI	ILLIMET F TERM ER AND S OF TI ED. THE METALL NUMBE LE IN A	ERS. AN IINALS. TERMIN ERMINAL TERMIN IZED TER R OF TE	GLES AF IAL NUM . #1 IDEN IAL #1 IE RMINAL / RMINAL F	BERING C ITIFIER AL JENTIFIER AND IS ME S ON EAC ASHION.	CONVENTION RE OPTIONAL R MAY BE EITH EASURED BE	L, BUT I HER A I TWEEN DE RES	MUST E MOLD (0.20 m	BE LOC OR IM AND	ATED	ım				
PROPRIETARY PACKAGE OUTLINE	DIME ALL I N IS THE JEST WITH MAR DIME FRO	DIMENS THE TO TERMIN 95-1 S 95-1 S HIN THE KED FE NSION M TERM ND NE DPULAT	SIONS AF TAL NUM NAL #1 IE PP-012. E ZONE II ATURE. b APPLII MINAL TIF REFER TOON IS F TY APPL	RE IN M MBER C DENTIFI DETAIL NDICAT ES TO I O TO THE POSSIBI	ILLIMET OF TERM ER AND S OF TI ED. THE METALL NUMBE LE IN A: THE EX	ERS. AN IINALS. TERMIN ERMINAL TERMIN IZED TEF IR OF TE SYMMET (POSED	GLES AF IAL NUM #1 IDEN IAL #1 IE RMINAL # RMINAL F RICAL F HEAT SI	BERING C ITIFIER AI JENTIFIER AND IS ME S ON EAC ASHION. NK SLUG	CONVENTION RE OPTIONAL R MAY BE EITH EASURED BE	L, BUT I HER A I TWEEN DE RES	MUST E MOLD (0.20 m	BE LOC OR IM AND	ATED	ım				
	DIME ALL I N IS THE JEST WITH MAR DIME FRO	DIMENS THE TO TERMIN 95-1 S 95-1 S HIN THE KED FE NSION M TERM ND NE DPULAT	SIONS AF TAL NUM NAL #1 IE PP-012. E ZONE II ATURE. b APPLII MINAL TIF REFER TOON IS F TY APPL	RE IN M MBER C DENTIFI DETAIL NDICAT ES TO I O TO THE POSSIBI	ILLIMET OF TERM ER AND S OF TI ED. THE METALL NUMBE LE IN A: THE EX	ERS. AN IINALS. TERMIN ERMINAL TERMIN IZED TEF IR OF TE SYMMET (POSED	GLES AF IAL NUM #1 IDEN IAL #1 IE RMINAL # RMINAL F RICAL F HEAT SI	BERING C ITIFIER AI JENTIFIER AND IS ME S ON EAC ASHION. NK SLUG	CONVENTION RE OPTIONAL R MAY BE EITH EASURED BE	L, BUT I HER A I TWEEN DE RES	MUST E MOLD (0.20 m	BE LOC OR IM AND	ATED					
	DIME ALL I N IS THE JEST WITH MAR DIME FRO	DIMENS THE TO TERMIN 95-1 S 95-1 S HIN THE KED FE NSION M TERM ND NE DPULAT	SIONS AF TAL NUM NAL #1 IE PP-012. E ZONE II ATURE. b APPLII MINAL TIF REFER TOON IS F TY APPL	RE IN M MBER C DENTIFI DETAIL NDICAT ES TO I O TO THE POSSIBI	ILLIMET OF TERM ER AND S OF TI ED. THE METALL NUMBE LE IN A: THE EX	ERS. AN IINALS. TERMIN ERMINAL TERMIN IZED TEF IR OF TE SYMMET (POSED	GLES AF IAL NUM #1 IDEN IAL #1 IE RMINAL # RMINAL F RICAL F HEAT SI	BERING C ITIFIER AI JENTIFIER AND IS ME S ON EAC ASHION. NK SLUG	CONVENTION RE OPTIONAL R MAY BE EITH EASURED BE	L, BUT I HER A I TWEEN DE RES	MUST E MOLD (0.20 m	BE LOC OR IM AND	ATED		ETARY NE	DRIMATION		1X
	DIME ALL I N IS THE JESE WITH MAR DIME FRO ND A DEPI	DIMENS THE TO TERMIN 95-1 S 95-1 S HIN THE KED FE NSION M TERM ND NE DPULAT	SIONS AF TAL NUM NAL #1 IE PP-012. E ZONE II ATURE. b APPLII MINAL TIF REFER TOON IS F TY APPL	RE IN M MBER C DENTIFI DETAIL NDICAT ES TO I O TO THE POSSIBI	ILLIMET OF TERM ER AND S OF TI ED. THE METALL NUMBE LE IN A: THE EX	ERS. AN IINALS. TERMIN ERMINAL TERMIN IZED TEF IR OF TE SYMMET (POSED	GLES AF IAL NUM #1 IDEN IAL #1 IE RMINAL # RMINAL F RICAL F HEAT SI	BERING C ITIFIER AI JENTIFIER AND IS ME S ON EAC ASHION. NK SLUG	CONVENTION RE OPTIONAL R MAY BE EITH EASURED BE	L, BUT I HER A I TWEEN DE RES	MUST E MOLD (0.20 m	BE LOC OR IM AND	ATED	PROPRIE	PACK/ 12, 16l	AGE OUTLINI L, THIN QFN,	E	m

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Multiplexer Switch ICs category:

Click to view products by Maxim manufacturer:

Other Similar products are found below:

NLV74HC4066ADR2G HEF4051BP MC74HC4067ADTG DG508AAK/883B NLV14051BDG 016400E PI3V512QE 7705201EC PI2SSD3212NCE PI3L100QE NLAS3257CMX2TCG PI5A3157BC6EX PI3V512QEX PI3DBS16213ZLEX PI3DBS16415ZHEX PS509LEX MUX36S16IRSNR 74LVC1G3157GM-Q10X TC7W53FK,LF CD4053BM96 MC74HC4053ADWR2G MAX4051AEEE+ HEF4053BT.653 PI3L720ZHEX ADG1404YRUZ-REEL7 ADG1208YRZ-REEL7 MAX4704EUB+T ADG1406BRUZ-REEL7 CD4053BPWRG4 ADG658TRUZ-EP 74HC4053D.653 74HCT4052PW.118 74LVC2G53DP.125 74HC4052DB.112 74HC4052PW.112 74HC4053DB.112 74HC4067DB.112 74HC4351DB.112 74HCT4052D.112 74HCT4052DB.112 74HCT4351D.112 74LV4051PW.112 FSA1256L8X_F113 PI5V330QE PI5V331QE 5962-8771601EA 5962-87716022A ADG5249FBRUZ ADG1438BRUZ ADG5207BCPZ-RL7