## +3.3V/+5V, 8-Channel, Cascadable Relay Drivers with Serial/Parallel Interface


#### Abstract

General Description The MAX4820/MAX4821 8-channel relay drivers offer built-in kickback protection and drive $+3.3 \mathrm{~V} /+5 \mathrm{~V}$ nonlatching or dual-coil-latching relays. These devices are especially useful when driving +3 V relays. Each independent open-drain output features a $2 \Omega$ on-resistance and is guaranteed to sink $70 \mathrm{~mA}(\mathrm{~min})$ of load current. Both devices consume less than $50 \mu \mathrm{~A}$ (max) quiescent current and have $1 \mu \mathrm{~A}$ output off-leakage current. The MAX4820 features an SPITM_/QSPITM_/MICROWIRE ${ }^{\text {TM_ }}$ compatible serial interface. Input data is shifted into an 8bit shift register and latched to the outputs when $\overline{\mathrm{CS}}$ transitions from low to high. Each data bit in the shift register corresponds to a specific output, allowing independent control of all outputs. The MAX4821 features a 4-bit (A0, A1, A2, LVL) paral-lel-input interface. The first three bits (A0, A1, A2) determine the output address, and the fourth bit (LVL) determines whether the selected output is switched on or off. Data is latched to the outputs when $\overline{\mathrm{CS}}$ transitions from low to high. Both devices feature separate set and reset functions that allow the user to turn on or turn off all outputs simultaneously with a single control line. Built-in hysteresis (Schmidt trigger) on all digital inputs allows this device to be used with slow rising and falling signals, such as those from optocouplers or RC power-up initialization circuits. The MAX4820/MAX4821 are available in 20-pin TSSOP and space-saving 20-pin Thin QFN packages.


Applications
Central Office
ATE
DSL, ADSL Line Cards
Industrial Equipment
E1/T1 Redundancy

Pin Configurations continued at end of data sheet.
Typical Application Circuits and Functional Diagrams appear at end of data sheet.

SPI and QSPI are trademarks of Motorola, Inc.
MICROWIRE is a trademark of National Semiconductor Corp.

- 8 Independent Output Channels
- Built-In Inductive Kickback Protection
- Drive +3V and +5V Relays
- Guaranteed 70mA (min) Coil Drive Current
- $\overline{\text { SET }}$ Function to Turn On All Outputs Simultaneously
- $\overline{\text { RESET Function to Turn Off All Outputs }}$ Simultaneously
- SPI-/QSPI-/MICROWIRE-Compatible Serial Interface (MAX4820)
- Serial Digital Output for Daisy Chaining (MAX4820)
- Parallel Interface (MAX4821)
- Low 50 4 A (max) Quiescent Supply Current
- Space-Saving 20-Pin Thin QFN Package

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX4820ETP + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 Thin QFN-EP* |
| MAX4820EUP + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 TSSOP-EP* |
| MAX4821ETP + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 Thin QFN-EP* |
| MAX4821EUP + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 TSSOP-EP* |

+Denotes a lead(Pb)-free/RoHS-compliant package. *EP $=$ Exposed pad.

Pin Configurations

*CONNECT EP TO GND.

For pricing, delivery, and ordering information, please contact Maxim Direct

## MAX4820/MAX4821

## +3.3V/+5V, 8-Channel, Cascadable Relay Drivers with Serial/Parallel Interface

## ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)
VCC, COM............................................................................. V to +6.0 V
OUT_.......................................................-0.3V to ( $\mathrm{V}_{\mathrm{COM}}+0.3 \mathrm{~V}$ )
$\overline{\mathrm{CS}}, \mathrm{SCLK}, \mathrm{DIN}, \overline{\mathrm{SET}}, \overline{\mathrm{RESET}}, \mathrm{A0}, \mathrm{~A} 1, \mathrm{~A} 2$, LVL......-0.3V to +6.0 V
DOUT.........................................................-0.3V to (VCC +0.3 V )
Continuous OUT_ Current (all outputs turned on) ............ 150 mA
Continuous OUT_ Current (single output turned on) ........ 300 mA

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |

Note 1: Package thermal resistances were obtained using the method described in JEDEC specifications. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{C C}=+3 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=\mathrm{V} C C, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)


## MAX4820/MAX4821

### 3.3V/+5V, 8-Channel, Cascadable Relay Drivers with Serial/Parallel Interface

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{C C}=+3 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COM}}=\mathrm{V} C \mathrm{C}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SPI TIMING (MAX4820) |  |  |  |  |  |  |
| Turn-On Time (OUT_) | ton | From rising edge of $\overline{\mathrm{CS}}, \mathrm{R}_{\mathrm{L}}=50 \Omega$, $C_{L}=50 \mathrm{pF}$ |  |  | 1.0 | $\mu \mathrm{s}$ |
| Turn-Off Time (OUT_) | toff | From rising edge of $\overline{\mathrm{CS}}, \mathrm{R}_{\mathrm{L}}=50 \Omega$, $C_{L}=50 \mathrm{pF}$ |  |  | 1.0 | $\mu \mathrm{s}$ |
| SCLK Frequency | fSCLK |  | 0 |  | 2.1 | MHz |
| Cycle Time | tch + tCL |  | 480 |  |  | ns |
| $\overline{\text { CS }}$ Fall to SCLK Rise Setup | tcss |  | 240 |  |  | ns |
| $\overline{\mathrm{CS}}$ Rise to SCLK Hold | tcSH |  | 240 |  |  | ns |
| SCLK High Time | tch |  | 190 |  |  | ns |
| SCLK Low Time | tCL |  | 190 |  |  | ns |
| Data Setup Time | tDS |  | 100 |  |  | ns |
| Data Hold Time | tD |  | 0 |  |  | ns |
| SCLK Fall to DOUT Valid | tDo | $50 \%$ of SCLK to $10 \%$ of DOUT, $C_{L}=50 \mathrm{pF}$ |  | 85 | 120 | ns |
| $\begin{aligned} & \text { Rise Time (DIN, SCLK, } \overline{\mathrm{CS}}, \overline{\mathrm{SET}}, \\ & \overline{\mathrm{RESET}} \text { ) } \end{aligned}$ | tSCR | $20 \%$ of $V_{C C}$ to $70 \%$ of $V_{C C}, C_{L}=50 \mathrm{pF}$ |  |  | 2 | $\mu \mathrm{s}$ |
| Fall Time (DIN, SCLK, $\overline{C S}$, $\overline{R E S E T}, \overline{S E T})$ | tSCF | $20 \%$ of $V_{C C}$ to $70 \%$ of $V_{C C}, C_{L}=50 p F$ |  |  | 2 | $\mu \mathrm{s}$ |
| $\overline{\text { RESET Min Pulse Width }}$ | trw |  | 70 |  |  | ns |
| $\overline{\text { SET Min Pulse Width }}$ | tsw |  | 70 |  |  | ns |
| PARALLEL TIMING (MAX4821) |  |  |  |  |  |  |
| Turn-On Time | ton | From rising edge of $\overline{\mathrm{CS}}, \mathrm{R}_{\mathrm{L}}=50 \Omega$, $C_{L}=50 \mathrm{pF}$ |  |  | 1 | $\mu \mathrm{s}$ |
| Turn-Off Time | toff | From rising edge of $\overline{\mathrm{CS}}, \mathrm{R}_{\mathrm{L}}=50 \Omega$, $C_{L}=50 \mathrm{pF}$ |  |  | 1 | $\mu \mathrm{s}$ |
| LVL Setup Time | tLS |  | 100 |  |  | ns |
| LVL Hold Time | tLH |  | 0 |  |  | ns |
| Address to $\overline{\mathrm{CS}}$ Setup Time | $\mathrm{t}_{\mathrm{A}} \mathrm{H}^{\text {r }}$ |  | 100 |  |  | ns |
| Address to $\overline{\mathrm{CS}}$ Hold Time | tAS |  | 0 |  |  | ns |
| Rise Time (A2, A1, A0, LVL) | tsCR | 20\% of $\mathrm{V}_{C C}$ to $70 \%$ of $\mathrm{V}_{C C}, C_{L}=50 \mathrm{pF}$ |  |  | 2 | $\mu \mathrm{s}$ |
| Fall Time (A2, A1, A0, LVL) | tSCF | $20 \%$ of $V_{C C}$ to $70 \%$ of $V_{C C}, C_{L}=50 \mathrm{pF}$ |  |  | 2 | $\mu \mathrm{s}$ |
| RESET Pulse Width | trw |  | 70 |  |  | ns |
| SET Pulse Width | tsw |  | 70 |  |  | ns |

Note 2: Specifications at $-40^{\circ} \mathrm{C}$ are guaranteed by design and not production tested.
Note 3: After relay turn-off, inductive kickback may momentarily cause the voltage at OUT_ to exceed $\mathrm{V}_{\mathrm{COM}}$. This is considered part of normal operation and will not damage the device.

## MAX4820/MAX4821

## +3.3V/+5V, 8-Channel, Cascadable Relay Drivers with Serial/Parallel Interface

## Typical Operating Characteristics

$\left(V_{C O M}=V_{C C}, T_{A}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)


### 3.3V/+5V, 8-Channel, Cascadable Relay Drivers with Serial/Parallel Interface

Typical Operating Characteristics (continued)


Pin Description

| PIN |  |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MAX4820 |  | MAX4821 |  |  |  |
| THIN QFN | TSSOP | THIN QFN | TSSOP |  |  |
| 1 | 3 | 1 | 3 | $\overline{\text { RESET }}$ | Reset Input. Drive $\overline{\mathrm{RESET}}$ low to clear all latches and registers (all outputs are turned off). $\overline{\text { RESET }}$ overrides all other inputs. If $\overline{\text { RESET }}$ and $\overline{\mathrm{SET}}$ are pulled low at the same time, then $\overline{\operatorname{RESET}}$ takes precedence. |
| 2 | 4 | 2 | 4 | $\overline{\mathrm{CS}}$ | Chip-Select Input. <br> MAX4820: Drive $\overline{\mathrm{CS}}$ low to select the device. When $\overline{\mathrm{CS}}$ is low, data at DIN is clocked into the 8 -bit shift register on SCLK's rising edge. Drive $\overline{\mathrm{CS}}$ from low to high to latch the data to the registers and activate the appropriate relays. MAX4821: Drive $\overline{\mathrm{CS}}$ low to select the device and set level on LVL. Drive $\overline{\mathrm{CS}}$ from low to high to latch the address and level data to the output. |
| 3 | 5 | - | - | DIN | Serial-Data Input |
| 4 | 6 | - | - | SCLK | Serial-Clock Input |
| 5 | 7 | - | - | DOUT | Serial-Data Output. DOUT is the output of the 8-bit shift register. This output can be used to daisy chain multiple MAX4820s. The data at DOUT appears synchronous to SCLK's falling edge. |
| 6 | 8 | - | - | N.C. | No Connection |
| 7 | 9 | 7 | 9 | GND | Ground |
| 8 | 10 | 8 | 10 | OUT8 | Open-Drain Output 8. Connect OUT8 to the low side of a relay coil. This output is pulled to PGND when activated, but otherwise is high impedance. |
| 9 | 11 | 9 | 11 | OUT7 | Open-Drain Output 7. Connect OUT7 to the low side of a relay coil. This output is pulled to PGND when activated, but otherwise is high impedance. |
| 10, 16 | 12, 18 | 10, 16 | 12, 18 | PGND | Power Ground. PGND is a return for the output sinks. Connect PGND pins together and to GND. |
| 11 | 13 | 11 | 13 | OUT6 | Open-Drain Output 6. Connect OUT6 to the low side of a relay coil. This output is pulled to PGND when activated, but otherwise is high impedance. |


| PIN |  |  |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MAX4820 |  | MAX4821 |  |  |  |
| THIN QFN | TSSOP | THIN QFN | TSSOP |  |  |
| 12 | 14 | 12 | 14 | OUT5 | Open-Drain Output 5. Connect OUT5 to the low side of a relay coil. This output is pulled to PGND when activated, but otherwise is high impedance. |
| 13 | 15 | 13 | 15 | COM | Common Free-Wheeling Diodes. Connect COM to VCC. COM can also be connected to a separate supply that is higher than $V_{C C}$. In that case, bypass $V_{C C}$ to GND with a $0.1 \mu \mathrm{~F}$ capacitor. |
| 14 | 16 | 14 | 16 | OUT4 | Open-Drain Output 4. Connect OUT4 to the low side of a relay coil. This output is pulled to PGND when activated, but otherwise is high impedance. |
| 15 | 17 | 15 | 17 | OUT3 | Open-Drain Output 3. Connect OUT3 to the low side of a relay coil. This output is pulled to PGND when activated, but otherwise is high impedance. |
| 17 | 19 | 17 | 19 | OUT2 | Open-Drain Output 2. Connect OUT2 to the low side of a relay coil. This output is pulled to PGND when activated, but otherwise is high impedance. |
| 18 | 20 | 18 | 20 | OUT1 | Open-Drain Output 1. Connect OUT1 to the low side of a relay coil. This output is pulled to PGND when activated, but otherwise is high impedance. |
| 19 | 1 | 19 | 1 | VCC | Input Supply Voltage. Bypass VCC to GND with a $0.1 \mu \mathrm{~F}$ capacitor. |
| 20 | 2 | 20 | 2 | $\overline{\text { SET }}$ | Set Input. Drive $\overline{\mathrm{SET}}$ low to set all latches and registers high (all outputs are turned on). $\overline{\text { SET }}$ overrides all parallel and serial control inputs. $\overline{\operatorname{RESET}}$ overrides $\overline{\mathrm{SET}}$ under all conditions. |
| - | - | 3 | 5 | LVL | Level Input. LVL determines whether the selected address is switched on or off. A logic high on LVL switches on the addressed output. A logic low on LVL switches off the addressed output. |
| - | - | 4 | 6 | A0 | Digital Address "0" Input. (See Table 2 for address mapping.) |
| - | - | 5 | 7 | A1 | Digital Address "1" Input. (See Table 2 for address mapping.) |
| - | - | 6 | 8 | A2 | Digital Address "2" Input. (See Table 2 for address mapping.) |
| - | - | - | - | EP | Exposed Pad. Connect exposed pad to GND. |

## Detailed Description

The MAX4820/MAX4821 8-channel relay drivers offer built-in kickback protection and drive $+3.3 \mathrm{~V} /+5 \mathrm{~V}$ nonlatching or dual-coil-latching relays. These devices are especially useful when driving +3 V relays. Each independent open-drain output features a $2 \Omega$ on-resistance and is guaranteed to sink $70 \mathrm{~mA}(\mathrm{~min})$ load current. Both devices consume less than 50hA (max) quiescent current and feature $1 \mu \mathrm{~A}(\mathrm{~min})$ output off-leakage current.
The MAX4820 features an SPI/QSPI/MICROWIRE-compatible serial interface. Input data is shifted into an 8-bit shift register and latched to the outputs when $\overline{\mathrm{CS}}$ transitions from low to high. Each data bit in the shift register corresponds to a specific output, allowing independent control of all outputs.

The MAX4821 features a 4-bit (A0, A1, A2, LVL) parallel input interface. The three bits (A0, A1, A2) determine the output address, and LVL determines whether the selected output is switched on or off. Data is latched to the outputs when $\overline{\mathrm{CS}}$ transitions from low to high.
Both devices feature separate set and reset functions that allow the user to turn on or turn off all outputs simultaneously with a single control line. Built-in hysteresis (Schmidt trigger) on all digital inputs allows this device to be used with slow rising and falling signals, such as those from optocouplers or RC power-up initialization circuits. The MAX4820/MAX4821 are available in 20-pin TSSOP and space-saving 20-pin Thin QFN packages.

### 3.3V/+5V, 8-Channel, Cascadable Relay Drivers with Serial/Parallel Interface



Figure 1. 3-Wire Serial-Interface Timing Diagram (MAX4820 only)
Table 1. Serial Input Address Map (MAX4820 Only)

| DIN | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUT_ | OUT1 | OUT2 | OUT3 | OUT4 | OUT5 | OUT6 | OUT7 | OUT8 |

## Digital Interface <br> Serial Interface (MAX4820)

The serial interface consists of an 8-bit shift register and parallel latch controlled by SCLK and $\overline{\mathrm{CS}}$. The input to the shift register is an 8-bit word. Each data bit controls one of the eight outputs, with the most significant bit (D7) corresponding to OUT8 and the least significant bit (D0) corresponding to OUT1 (see Table 1). When $\overline{\mathrm{CS}}$ is low (device is selected), data at DIN is clocked into the shift register synchronously with SCLK's rising edge. Driving $\overline{\mathrm{CS}}$ from low to high latches the data in the shift register to the parallel latch.
DOUT is the output of the shift register. Data appears on DOUT synchronously with SCLK's falling edge and is identical to the data at DIN delayed by eight clock cycles. When shifting the input data, D7 is the first bit in and out of the shift register.
While $\overline{\mathrm{CS}}$ is low, the switches always remain in their previous state. Drive $\overline{\mathrm{CS}}$ high after 8 bits of data have been shifted in to update the output state and inhibit further data from entering the shift register. When $\overline{\mathrm{CS}}$ is high, transitions at DIN and SCLK have no effect on the out-
put, and the first input bit (D7) is present at DOUT.
If the number of data bits entered while $\overline{\mathrm{CS}}$ is low is greater or less than 8 , the shift register contains only the last 8 data bits, regardless of when they were entered.
The 3-wire serial interface is compatible with SPI, QSPI, and MICROWIRE standards. The latch that drives the analog switch is updated on the rising edge of $\overline{\mathrm{CS}}$, regardless of SCLK's state.

Parallel Interface (MAX4821)
The parallel interface consists of three address bits (A0, A1, A2) and one level selector bit (LVL). The address bits determine which output is updated, and the level bit determines whether the addressed output is switched on (LVL = high) or off (LVL = low). When CS is high, the address and level bits have no effect on the state of the outputs. Driving $\overline{\mathrm{CS}}$ from low to high latches the address and level data to the parallel register and updates the state of the outputs. Address data entered after $\overline{\mathrm{CS}}$ is pulled low is not reflected in the state of the outputs following the next low-to-high transition on $\overline{\mathrm{CS}}$ (Figure 2).

## MAX4820/MAX4821

+3.3V/+5V, 8-Channel, Cascadable Relay Drivers with Serial/Parallel Interface


Figure 2. Parallel Interface Timing Diagram (MAX4821 only)

Table 2. Parallel Interface Address Map (MAX4821 Only)

| A2 | A1 | A0 | OUTPUT |
| :---: | :---: | :---: | :---: |
| Low | Low | Low | OUT1 |
| Low | Low | High | OUT2 |
| Low | High | Low | OUT3 |
| Low | High | High | OUT4 |
| High | Low | Low | OUT5 |
| High | Low | High | OUT6 |
| High | High | Low | OUT7 |
| High | High | High | OUT8 |

## $\overline{\text { SET/RESET Functions }}$

The MAX4820/MAX4821 feature set and reset inputs that allow the user to simultaneously turn all outputs on or off using a single control line. Drive $\overline{\mathrm{SET}}$ low to set all latches and registers to 1 and turn all outputs on. $\overline{\text { SET }}$ overrides all serial/parallel control inputs. Drive RESET low to clear all latches and registers and turn all outputs off. $\overline{\text { RESET }}$ overrides all other inputs, including $\overline{\text { SET. }}$

## Applications Information

Daisy Chaining
The MAX4820 features a digital output, DOUT, that provides a simple way to daisy chain multiple devices. This feature allows the user to drive large banks of relays using only a single serial interface. To daisy chain multiple devices, connect all $\overline{\mathrm{CS}}$ pins together, and connect the DOUT of one device to the DIN of another device (see Figure 3). During operation, a stream of serial data


Figure 3. Daisy-Chain Configuration

## MAX4820/MAX4821

### 3.3V/+5V, 8-Channel, Cascadable Relay Drivers with Serial/Parallel Interface

is shifted through all the MAX4820s in series. When $\overline{\mathrm{CS}}$ goes high, all outputs update simultaneously.
The MAX4820 can also be used in a slave configuration that allows the user to address individual devices. Connect all the DIN pins together, and use the $\overline{\mathrm{CS}}$ input to address one device at a time. Drive $\overline{\mathrm{CS}}$ low to select a slave and input the data into the shift register. Drive $\overline{\mathrm{CS}}$ high to latch the data and turn on the appropriate outputs. Typically, in this configuration only one slave is addressed at a time.

## Inductive Kickback Protection

The MAX4820/MAX4821 feature built-in inductive kickback protection to reduce the voltage spike on OUT_ generated by a relay's coil inductance when the output is suddenly switched off. Internal diodes connected from each output to COM allow the inductor current to flow back to the supply. Connect the common cathode (COM) of the internal protection diodes to VCC.
COM also can be connected to a higher voltage than VCc (+6V max) for faster kickback recovery. In this configuration, bypass COM to PGND with a $0.1 \mu \mathrm{~F}$ capacitor.

Relay Manufacturers

| COMPANY | PHONE | WEBSITE |
| :--- | :---: | :--- |
| Aromat Corp. | $310-524-9862$ | www.aromat.com |
| CP Clare Corp. | $978-524-6700$ | www.crouzet.com |
| Coto Techonology | $401-943-2686$ | www.cotorelay.com |
| Deustch Relays, <br> Inc. | $516-499-6000$ | www.deutschrelays.com |
| Fujitsu <br> Takamisawa | $408-745-4900$ | www.fujitsufta.com |
| Hella KG Hueck | $734-414-0970$ | www.hella.com |


| COMPANY | PHONE | WEBSITE |
| :--- | :---: | :---: |
| NEC Electronics, <br> Inc. | $800-366-9782$ | www.nec-global.com |
| Omron <br> Electronics, Inc. | $847-843-7900$ | www.oeiweb.omron.com |
| Rockwell/Allen- <br> Bradley | $414-382-2000$ | www.ab.com |
| Siemens <br> Electromechanical <br> Component, Inc. | $770-371-3000$ | www.sec.siemens.com |
| Teledyne Relays | $213-777-0077$ | www.teledynerelays.com |

Typical Application Circuits


## MAX4820/MAX4821

+3.3V/+5V, 8-Channel, Cascadable Relay Drivers with Serial/Parallel Interface

Functional Diagrams


### 3.3V/+5V, 8-Channel, Cascadable Relay Drivers with Serial/Parallel Interface

Pin Configurations (continued)


Chip Information
PROCESS: BiCMOS

Package Information
For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
| :---: | :---: | :---: |
| 20 TQFN-EP | $\mathrm{T} 2044+3$ | $\underline{21-0139}$ |
| 20 TSSOP-EP | $\mathrm{U} 20 \mathrm{E}+1$ | $\underline{21-0108}$ |

## MAX4820/MAX4821

## +3.3V/+5V, 8-Channel, Cascadable Relay Drivers with Serial/Parallel Interface

Revision History

| REVISION <br> NUMBER | REVISION <br> DATE |  | PAGESCRIPTION <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $1 / 03$ | Initial release. | - |
| 1 | $4 / 09$ | Corrected error in the Electrical Characteristics table. | $1,2,3,5,11$, <br> 12,13 |
| 2 | $1 / 10$ | Added exposed pad to TSSOP package in the Ordering Information, Pin Description, <br> and Pin Configurations. | $1,6,11$ |
|  |  | Added Reflow Temperature to the Absolute Maximum Ratings section. | 2 |

maxim integrated $_{\text {w }}$

[^0]
## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Gate Drivers category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
$\underline{00028} \underline{00053 \mathrm{P} 0231} \underline{8967380000} 56956$ CR7E-30DB-3.96E(72) 57.404.7355.5 LT4936 57.904.0755.0 5801-0903 5803-0901 5811-0902


1003W-10/32-15 LTILA6E-1S-WH-RC-FN12VXCR1 0131700000 00-2240 LTP70N06 LVP640 0158-624-00 5J0-1000LG-SIL 020017-13
LY1D-2-5S-AC120 LY2-0-US-AC120 LY2-US-AC240 LY3-UA-DC24 00-5150 00576P0020 00600P0010 LZNQ2M-US-DC5 LZNQ2-
US-DC12 LZP40N10 00-8196-RDPP 00-8274-RDPP 00-8275-RDNP 00-8609-RDPP 00-8722-RDPP 00-8728-WHPP 00-8869-RDPP 00-9051-RDPP 00-9091-LRPP 00-9291-RDPP


[^0]:    Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

