19-5022; Rev 0; 10/09

EVALUATION KIT AVAILABLE

# 

# High-Bandwidth, VGA 2:1 Switch with ±15kV ESD Protection

## **General Description**

#### Features


- + Low 5Ω (typ) On-Resistance (R\_, G\_, B\_ Signals)
- Low 5.5pF (typ) On-Capacitance (R\_, G\_, B\_ Signals)
- Independent, Selectable Logic Inputs for Switching
- Similar Pin Configuration to MAX4885
- Ultra-Small, 28-Pin (4mm x 4mm) TQFN Package
- ♦ ±15kV ESD HBM

#### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE		
MAX4885AEETI+	-40°C to +85°C	28 TQFN-EP*		
+Denotes a lead(Pb)-free/RoHS-compliant package.				

\*EP = Exposed pad.

## **Typical Operating Circuit**



The MAX4885AE integrates high-bandwidth analog switches, level-translating buffers, and level-translating FET switches to implement a complete 2:1 multiplexer for VGA signals. The device provides three very high-frequency 900MHz (typ) SPDT switches for RGB signals, two low-frequency clamping switches for the DDC signals, a pair of level-translating buffers for the H\_ and V\_ signals, and integrated extended ESD protection.

Horizontal and vertical synchronization (H\_/V\_) inputs feature level-shifting buffers to support low-voltage controllers and standard 5V-TTL-compatible monitors, meeting the VESA requirement. Display Data Channel (DDC), consisting of SDA\_ and SCL\_, are FET switches that protect the low-voltage VGA source from potential damage from high-voltage presence on the monitor while reducing capacitive load.

All seven output terminals of the MAX4885AE feature high-ESD protection to  $\pm 15$ kV Human Body Model (HBM) (see the *Pin Description*). All other pins are protected to  $\pm 2$ kV Human Body Model (HBM).

The MAX4885AE is specified over the extended -40°C to +85°C temperature range, and is available in a space-saving, 28-pin, 4mm x 4mm TQFN package.

Notebook Computer—MXM/Switchable Graphics KVM for Servers

**Applications** 

#### 

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

### **ABSOLUTE MAXIMUM RATINGS**

	(All voltages referenced to GND unless otherwise noted.) VCC0.3V to +6V	Continuous I 28-Pin TQI
Ś	VL0.3V to (VCC + 0.3V)	Junction-to-A
2	R_, G_, B_, H0, V0, SDA0, SCL00.3V to (V <sub>CC</sub> + 0.3V)	28-Pin TQI
)	H1, H2, V1, V2, SDA1, SDA2, SCL1,	Junction-to-(
ŀ	SCL2, SEL1, SEL20.3V to (VL + 0.3V)	28-Pin TQI
	Continuous Current through R_, G_, B_ Switches ±50mA	Operating Te
	Continuous Current through SDA_, SCL_ Switches ±50mA	Storage Tem
ζ	Continuous Current into SEL1, SEL2, H1, H2, V1, V2 ±20mA	Junction Ter
	Peak Current through all Switches	Lead Tempe
	(pulsed at 1ms, 10% duty cycle) ±100mA	

Continuous Power Dissipation ( $T_A = +70^{\circ}$ C	C)
28-Pin TQFN (derate 28.6mW/°C above	+70°C)2285.7mW
Junction-to-Ambient Thermal Resistance (	θJA) (Note 1)
28-Pin TQFN	35°C/W
Junction-to-Case Thermal Resistance ( $\theta_{JC}$	c) (Note 1)
28-Pin TQFN	3°C/W
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to <u>www.maxim-ic.com/thermal-tutorial</u>.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

(V<sub>CC</sub> = +4.5V to +5.5V, V<sub>L</sub> = +2.2V to V<sub>CC</sub>, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Supply Voltage	Vcc		+4.5		+5.5	V
Logic Supply Voltage	VL	VL ≤ VCC	+2.2		Vcc	V
V <sub>CC</sub> Supply Current	Icc	V <sub>CC</sub> = +5.5V, V <sub>L</sub> = +3.6V, SEL_ = H1 = H2 = V1 = V2 = GND		2	5	μA
V <sub>L</sub> Supply Current	١L	V <sub>CC</sub> = +5.5V, V <sub>L</sub> = +3.6V, SEL_ = H1 = H2 = V1 = V2 = GND			1	μA
ANALOG SWITCHES						
On-Resistance (R_, G_, B_)	R-HF-ON	$V_{IN} = +0.7V, I_{IN} = \pm 10mA$		5	8	Ω
On-Resistance Match (R_, G_, B_)	ΔRon	$0 \le V_{IN} \le +0.7V$ , $I_{IN} = -10mA$			1	Ω
On-Resistance Flatness (R_, G_, B_)	RFLAT(ON)	$0 \le V_{IN} \le +0.7V$ , $I_{IN} = -10mA$		0.5	1	Ω
Off Leakage Current (R_, G_, B_)	IOFF	$V_{R_{}}, V_{G_{}}, V_{B_{}} = 0V \text{ or } V_{CC}$	-1		+1	μA
On-Resistance (SDA_, SCL_)	R-DDCon	$V_{IN} = +0.7V, I_{IN} = \pm 10mA$		15		Ω
Off-Leakage Current (SDA_, SCL_)	IOFF	$V_{SDA_{-}}, V_{SCL_{-}} = 0V \text{ or } V_{L},$ $V_{CC} = V_{L} = +5V$	-1		+1	μΑ

### ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +4.5V \text{ to } +5.5V, V_L = +2.2V \text{ to } V_{CC}, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted}. Typical values are at T_A = +25°C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL INPUTS (SEL_, H1, H2,	V1, V2)					
Input Threshold Low	VIL		0.25 x VL			V
Input Threshold High	VIH				0.55 x VL	V
Input Hysteresis	VHYST			100		mV
Input Leakage Current	١L		-1		+1	μA
SEL_ Enable/Disable Time	ton, toff	$R_L = 2.2k\Omega$ , $C_L = 10pF$ , Figure 1		300		ns
DIGITAL OUTPUTS (H0, V0)						
Output-Voltage Low	Vol	$I_{OUT} = 8mA, V_{CC} = +4.5V$			0.8	V
Output-Voltage High	Voh	$I_{OUT} = -8mA, V_{CC} = +4.5V$	2.4			V
Rise/Fall Time	t <sub>R,</sub> t <sub>F</sub>	$R_L = 2.2k\Omega$ , $C_L = 10pF$ , Figure 2			8	ns
RGB AC PERFORMANCE						
Bandwidth	fMAX	$R_S = R_L = 50\Omega$		900		MHz
On-Loss	ILOSS	$ \begin{array}{l} f = \mbox{ 10MHz, } R_S = R_L = 50 \Omega,  0 \leq V \leq +0.7 V, \\ Figure \mbox{ 3} \end{array} $		0.4		dB
Crosstalk R_, G_, B_	VCT	f = 50MHz, R <sub>S</sub> = R <sub>L</sub> = 50 $\Omega$ , Figure 3		-40		dB
Off-Capacitance	COFF	f = 1MHz, R0 to R1/R2, G0 to G1/G2, B0 to B1/B2 (Note 2)		2.5		pF
On-Capacitance	CON	f = 1MHz, R0 to R1/R2, G0 to G1/G2, B0 to B1/B2 (Note 2)		5.5	8	pF
ESD PROTECTION						•
R0, G0, B0, SDA0, SCL0, H0, V0	VESD	HBM (Notes 2, 3)		±15		kV
R0, G0, B0, SDA0, SCL0, H0, V0	VESD	IEC 61000-4-2 Contact (Notes 2, 3)		±8		kV
All Other Terminals	VESD	HBM (Note 2)		±2		kV

Note 2: Guaranteed by design. Not production tested.


Note 3: Tested terminal to GND, 1µF bypass capacitors on V<sub>CC</sub> and V<sub>L</sub>.


 $(V_{CC} = +5.0V, V_{L} = +3.3V, T_{A} = 25^{\circ}C, unless otherwise noted.)$ 

#### Ron vs. Vro\* (RGB SWITCHES) 10 RO, GO, BO ARE INTERCHANGEABLE 9 8 $T_A = +85^{\circ}C$ 7 T<sub>A</sub> = +25°C 6 Ron (Ω) Ron (Ω) 5 4 3 Γ -40°C 2 Ta = 1 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0 0 VRO (V)


**MAX4885AE** 









**Typical Operating Characteristics** 




SUPPLY CURRENT vs. TEMPERATURE










M/IXI/M

## **Test Circuits/Timing Diagrams**






Figure 1. Enable/Disable Time

Figure 2. Rise/Fall Time




Figure 3. Insertion Loss and Crosstalk

**MAX4885AE Pin Configuration** TOP VIEW 21 20 19 18 17 16 15 G1 22 14 G2 R2 R1 13 23 12 SCL2 SCL1 24 /N/IXI/N MAX4885AE SDA2 SDA1 25 11 GND 26 10 Vcc 9 27 VCC \*EP  $V_{\mathsf{L}}$ SEL1 28 8 SEL2 1 2 3 4 5 6 7 ВO GO 0> SDA0 SCLO BO ЯH TQFN (4mm × 4mm) \*EXPOSED PAD. CONNECT TO GROUND OR LEAVE UNCONNECTED.

## Pin Description

PIN	NAME	FUNCTION
1	R0	RGB Red Output (Note 4)
2	G0	RGB Green Output (Note 4)
3	B0	RGB Blue Output (Note 4)
4	HO	Horizontal Sync Output (Note 4)
5	V0	Vertical Sync Output (Note 4)
6	SDA0	I <sup>2</sup> C Data Output (Note 4)
7	SCL0	I <sup>2</sup> C Clock Output (Note 4)
8	SEL2	Select Input 2. Switches SDA_ and SCL_ signals.
9	VL	Supply Voltage. +2.2V $\leq$ VL $\leq$ VCC. Bypass VL to GND with a 1µF or larger ceramic capacitor.
10, 27	Vcc	Supply Voltage. V <sub>CC</sub> = +5.0V $\pm$ 10%. Bypass V <sub>CC</sub> to GND with a 1µF or larger ceramic capacitor.
11	SDA2	I <sup>2</sup> C Input Data 2 (Note 5)
12	SCL2	I <sup>2</sup> C Input Clock 2 (Note 5)
13	R2	RGB Red Input 2 (Note 6)
14	G2	RGB Green Input 2 (Note 6)
15	B2	RGB-Blue Input 2 (Note 6)
16	H2	Horizontal Sync Input 2 (Note 7)
17	V2	Vertical Sync Input 2 (Note 7)
18	I.C.	Internal Connection. Connect to ground or leave unconnected.
19	V1	Vertical Sync Input 1 (Note 7)
20	H1	Horizontal Sync Input 1 (Note 7)
21	B1	RGB Blue Input 1 (Note 6)

## **Pin Description (continued)**

**MAX4885AE** 

PIN	NAME	FUNCTION
22	G1	RGB Green Input 1 (Note 6)
23	R1	RGB Red Input 1 (Note 6)
24	SCL1	I <sup>2</sup> C Clock Input 1 (Note 5)
25	SDA1	I <sup>2</sup> C Data Input 1 (Note 5)
26	GND	Ground
28	SEL1	Select Input 1. Switches R_, G_, B_, H_, and V_ signals.
_	EP	Exposed Pad. Connect exposed pad to ground or leave unconnected.


**Note 4:** Terminal with ±15kV HBM protection.

Note 5: SCL1, SCL2, SDA1, and SDA2 are identical and can be used interchangeably.

Note 6: R1, R2, G1, G2, B1, and B2 are identical and can be used interchangeably.

Note 7: H1, H2, V1, and V2 are identical and can be used interchangeably.

## **Typical Applications Circuit**



**MAX4885AE** R1 - R0 R2 G1 — - GO G2 -B1 -- B0 B2 -SCL1 -- SCLO Vi SCL2 -SDA1 -- SDAO VL SDA2 -/M/XI/M MAX4885AE Vı H1 – - HO H2 -V1 -- V0 V2 -SEL1 -CONTROL SEL2 -

**Functional Diagram** 

#### **Detailed Description**

The MAX4885AE integrates high-bandwidth analog switches and level-translating buffers to implement a complete 2:1 multiplexer for VGA signals. The device provides switching for RGB, HSYNC, VSYNC, SDA, and SCL signals. These signals are required in notebook VGA switching applications.

The HSYNC and VSYNC inputs feature level-shifting buffers to support 5V-TTL output logic levels from low-voltage graphics controllers. These buffered switches can be driven from +2.0V up to +5.5V. RGB signals are routed with high-performance analog switches. SDA\_ and SCL\_ are I<sup>2</sup>C signals with pullups to their respective voltages. The MAX4885AE protects the low-voltage side while effectively translating up to the high-voltage level.

Two select inputs are provided to individually select groups of switches.

RGB, HSYNC, and VSYNC signals are controlled by SEL1; and both SDA\_ and SCL\_ signals are controlled by SEL2.

#### Table 1. RGB/HV Truth Table

SEL1	FUNCTION		
0	R1 to R0 G1 to G0 B1 to B0	H1 to H0 V1 to V0	
1	R2 to R0 G2 to G0 B2 to B0	H2 to H0 V2 to V0	

#### Table 2. DDC Truth Table

SEL2	FUNCTION
0	SDA1 to SDA0 SCL1 to SCL0
1	SDA2 to SDA0 SCL2 to SCL0

#### **RGB** Switches

The MAX4885AE provides three SPDT high-bandwidth switches to route standard VGA R\_, G\_, and B\_ signals (see Table 1). The R\_, G\_, and B\_ analog switches are identical and any of the three switches can be used to route red, green, or blue video signals. The R0, G0, and B0 outputs are ESD protected to  $\pm 15$ kV (HBM).

#### Horizontal/Vertical Sync Level Shifter

H1, H2, V1, and V2 inputs are buffered to provide levelshifting and drive capability for horizontal/vertical sync signals that meet the VESA specification. The H\_ and V\_ level-shifters are identical, and each level-shifter can be used for either horizontal or vertical signals. The H0 and V0 outputs are ESD protected to  $\pm 15$ kV (HBM).

#### **Display-Data Channel Multiplexer**

The MAX4885AE provides two logic-level translating switches to route DDC signals (see Table 2). V<sub>L</sub> is normally set to +3.3V to provide logic-shifting for VESA I<sup>2</sup>C-compatible signals. The MAX4885AE protects the low-voltage graphics controller from +5V that could be present in VESA-compatible monitors. In some applications, such as KVM, where logic-level shifting is not required, then V<sub>L</sub> can be connected to V<sub>CC</sub>. The SDA\_ and SCL\_ switches are identical, and each switch can be used to route either SDA\_ or SCL\_ signals. The SDA0 and SCL0 outputs are ESD protected to  $\pm 15$ kV (HBM).

#### **ESD Protection**

As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. Additionally, the R0, G0, B0, H0, V0, SDA0, and SCL0 terminals of the MAX4885AE are designed for protection to the following limit:  $\pm 15$ kV using the HBM.

For optimum ESD performance, bypass V<sub>CC</sub> and V<sub>L</sub> pins to ground with  $1\mu$ F or larger ceramic capacitors as close as possible to these supply pins.

Human Body Model

**ESD Test Conditions** 




Figure 4 shows the HBM, and Figure 5 shows the cur-

rent waveform it generates when discharged into a low-

impedance state. This model consists of a 100pF capac-

itor charged to the ESD voltage of interest, which is then

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report, test setup, meth-

The MAX4885AE provides the switching and level-

shifting necessary to drive a standard VGA port from

either an internal graphics controller or an add-in module (MXM or GPU—see *Typical Applications Circuit*). The

R, G, and B signals are switched through the three

low-capacitance SPDT switches. Internal buffers drive

the HSYNC and VSYNC signals to VGA standard 5V-TTL

levels. The DDC multiplexer provides level-shifting.

Connect VL to +3.3V for normal operation, or to VCC to

disable level-shifting for DDC signals as for KVM appli-

**Applications Information** 

discharged into the device through a  $1.5k\Omega$  resistor.

Figure 4. Human Body ESD Test Model

odology, and results.




Figure 5. Human Body Model Current Waveform

#### **Power-Supply Decoupling**

Bypass each V<sub>CC</sub> pin and V<sub>L</sub> pin to ground with a  $1\mu F$  or larger ceramic capacitor as close as possible to the device.

#### **PCB** Layout

High-speed switches such as the MAX4885AE requires proper PCB layout for optimum performance. Ensure that impedance-controlled PCB traces for high-speed signals are matched in length and as short as possible. Connect the exposed pad to ground or leave unconnected.

#### **Chip Information**

PROCESS: BICMOS

#### **Package Information**

For the latest package outline information and land patterns, go to **www.maxim-ic.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
28 TQFN-EP	T2844+1	<u>21-0139</u>

#### Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

10

cation.

 $\_$  Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA  $\,$  94086 408-737-7600  $\,$ 

© 2009 Maxim Integrated Products

Maxim is a registered trademark of Maxim Integrated Products, Inc.

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Video Switch ICs category:

Click to view products by Maxim manufacturer:

Other Similar products are found below :

PI3HDX621FBE PI3HDMI2410FFE PI3VDP12412NEE HD3SS212ZQER HD3SS215RTQR PI3HDMI412ADZBEX AD8191ASTZ LT6555IGN#PBF AD8190ACPZ HD3SS215IZQER MAX4567CSE+ MAX4566ESE+ MAX4566CSE+ MAX4567ESE+ PI3HDX412BDZBEX NJM2244M LT1203CN8#PBF MAX4885ETJ+T MAX4589CAP+ MAX4565EAP+ MAX4565CAP+ MAX4545EAP+ MAX4545CAP+ MAX4529CUT+T MAX4545CWP+ MAX4547CEE+ MAX4565EAP+ MAX4562CEE+ MAX4562EEE+ MAX4563CEE+ MAX4563EEE+ MAX4566CEE+ MAX4567EEE+ MAX4573CAI+ MAX4584EUB+ MAX4586EUB+ MAX4587EUB+ MAX4588CAI+ EL4340IUZ MAX4885EETG+CK2 MAX4565CPP+ MAX4545EPP+ NJM2246M NJM2279D NJM2249M FSAV330MTCX FSAV430MTCX FSAV430QSCX FSAV433MTCX FSAV450BQX