## 16-Channel, Linear, High-Voltage Analog Switches in BGA Package

## General Description

The MAX4968B/MAX4968C are 16-channel, high-linearity, high-voltage (HV), bidirectional SPST analog switches with $18 \Omega$ (typ) on-resistance. The devices are ideal for use in applications requiring high-voltage switching controlled by a low-voltage control signal, such as ultrasound imaging and industrial printing. The MAX4968C provides integrated $40 \mathrm{k} \Omega$ bleed resistors on each switch terminal to discharge capacitive loads. Using HVCMOS technology, these switches combine high-voltage bilateral MOS switches and low-power CMOS logic to provide efficient control of high-voltage analog signals.
In typical ultrasound applications, the MAX4968B/ MAX4968C do not require a dedicated HV supply, which implies a significant simplification of system requirements. The negative voltage supply can be shared with the transmitter and the positive voltage supply is typically +12 V .
The devices are available in a 64-bump BGA package and are specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ extended temperature range.

## Applications

- Medical Ultrasound Imaging
- Nondestructive Testing (NDT)
- Industrial Printing


## Ordering Information appears at end of data sheet.

## Features

- Save Space-Optimized for High-Channel-Count Systems
- Small BGA Package
- 16 Integrated Channels
- High Performance—Designed to Enhance Image Quality
- True Linear Switching-RON Flatness Guaranteed in Entire Input Range 46dB (typ) THD
- Low Parasitic Capacitance Guarantees High Bandwidth
- Low-Charge Injection and Voltage Spiking
- 2nd Harmonic Distortion <-45dB at $2 \mathrm{MHz} \pm 90 \mathrm{~V}$ Pulse Analog Class AB
- DC to 30 MHz Small-Signal Analog Bandwidth (CLOAD $=200 \mathrm{pF}$ )
- 500kHz to 20MHz High-Signal Analog Bandwidth (CLOAD $=200 \mathrm{pF}$ )
- Extended Input Range Up to $210 V_{\text {P-P }}$
- -68dB (Typ) Off-Isolation at $5 \mathrm{MHz}(50 \Omega)$
- Increased Flexibility Saves Design Time
- No Dedicated High-Voltage Supplies Required
- Daisy-Chainable Serial Interface
- Asynchronous Set/Clear Input to Program All Switches Without Need for SPI
- Superior Reliability
- Latch-Free SOI HVCMOS Process Technology for High Performance and Robustness
- Integrated Overvoltage Protection

```
Absolute Maximum Ratings
(All voltages referenced to GND.)
\(V_{\text {DD }}\) Logic Supply Voltage ......................................-0.3V to +6 V
\(V_{\text {P-P }}\) Supply Voltage ............................................-0.3V to +13 V
\(\mathrm{V}_{\text {NN }}\) Negative Supply Voltage ............................ +0.3 V to -200 V
\(\mathrm{V}_{\text {CC10 }}\) Input Voltage............ -0.3 V to MAX ( 12 V to \(\mathrm{V}_{\mathrm{P}-\mathrm{P}}+0.3 \mathrm{~V}\) ) Logic Inputs Voltage (CLK, DIN, \(\overline{\mathrm{LE}}, \mathrm{CLR}, \mathrm{SET}) \ldots-0.3 \mathrm{~V}\) to +6 V Logic Output Voltage (DOUT) ................. -0.3 V to ( \(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\) ) Analog Signal Range (SW_) .......(VNN -0.3 V ) to ( \(\mathrm{V}_{\mathrm{NN}}+214 \mathrm{~V}\) )
```

Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
64-bump BGA (derate $30.30 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ).. 1969.7 mW
Operating Temperature Range.......................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range ............................ $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Junction Temperature
$+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ................................. $+300^{\circ} \mathrm{C}$
Soldering Temperature (reflow)....................................... $+260^{\circ} \mathrm{C}$ device reliability.

## Package Thermal Characteristics (Note 1)

Junction-to-Ambient Thermal Resistance ( $\theta_{\mathrm{JA}}$ ) .............3. $3^{\circ} \mathrm{C} / \mathrm{W}$
Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

## Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{DD}}=+2.37 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{P}-\mathrm{P}}=+10 \mathrm{~V}$ to $+12.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=0$ to $-200 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are $\mathrm{V}_{\mathrm{DD}}=$ $+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V}, \mathrm{~V}_{\mathrm{P}-\mathrm{P}}=+12 \mathrm{~V}$ at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLIES |  |  |  |  |  |  |
| $V_{\text {DD }}$ Logic Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ |  | 2.37 |  | 5.5 | V |
| $\mathrm{V}_{\text {NN }}$ Supply Voltage | $\mathrm{V}_{\text {NN }}$ |  | -200 |  | 0 | V |
| VP-P Supply Voltage | $V_{\text {P-P }}$ |  | 10 | 12 | 12.5 | V |
| $V_{\text {DD }}$ Static Current | IDDS |  |  | 25 | 50 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{DD}}$ Dynamic Current | IDD | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=5 \mathrm{MHz}, \\ & \mathrm{f}_{\mathrm{DIN}}=2.5 \mathrm{MHz} \end{aligned}$ |  | 100 | 200 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {NN }}$ Static Current | ${ }^{\text {INNS }}$ | All switches remain on or off, SW_ = GND |  | 15 | 25 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {NN }}$ Supply Dynamic Current (All Channel Switching Simultaneously) | ${ }^{\text {INN }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{P}-\mathrm{P}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V}, \\ & \mathrm{f}_{\text {TURN_ON/OFF }}=50 \mathrm{kHz}, \mathrm{SW}=\mathrm{GND} \end{aligned}$ |  | 4.3 | 8 | mA |
| VP-P Supply Static Current | IPPS | All switches remain on or off, SW_ = GND |  | 75 | 160 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {P-P }}$ Supply Dynamic Current <br> (All Channel Switching <br> Simultaneously) | IPP | $\begin{aligned} & \mathrm{V}_{\mathrm{P}-\mathrm{P}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V}, \\ & \mathrm{f}_{\text {TURN_ON/OFF }}=50 \mathrm{kHz}, \mathrm{SW}=\mathrm{GND} \end{aligned}$ |  | 5.4 | 9 | mA |
| $\mathrm{V}_{\text {CC10 }}$ Static Output Voltage | $\mathrm{V}_{\mathrm{CC} 10 \mathrm{~s}}$ | $\mathrm{V}_{\mathrm{P}-\mathrm{P}}=+12 \mathrm{~V}$, all switches remain on or off, SW_ = GND | 10 | 10.5 |  | V |
| $\mathrm{V}_{\text {CC10 }}$ Dynamic Output Voltage | $V_{\mathrm{CC} 10}$ | $\mathrm{V}_{\mathrm{P}-\mathrm{P}}=+12 \mathrm{~V}, \mathrm{I}_{\text {OUT }}=30 \mathrm{~mA}$ | 9.5 | 10.25 |  | V |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=+2.37 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{P}-\mathrm{P}}=+10 \mathrm{~V}$ to $+12.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=0$ to $-200 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are $\mathrm{V}_{\mathrm{DD}}=+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V}, \mathrm{~V}_{\mathrm{P}-\mathrm{P}}=+12 \mathrm{~V}$ at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SWITCH CHARACTERISTICS |  |  |  |  |  |  |
| Analog Dynamic Signal Range | $\mathrm{V}_{\text {SW }}$ | AC operation only, f>500kHz | $\mathrm{V}_{\mathrm{NN}}$ |  | $\begin{aligned} & \mathrm{V}_{\mathrm{NN}} \\ & +210 \end{aligned}$ | V |
| Small-Signal On-Resistance | Rons | $\begin{aligned} & \mathrm{V}_{\mathrm{P}-\mathrm{P}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V}, \mathrm{~V}_{\mathrm{SW}}=0 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{SW}}=5 \mathrm{~mA} \end{aligned}$ |  | 18 | 34 | $\Omega$ |
| Small-Signal On-Resistance Matching | $\Delta \mathrm{R}_{\text {ONS }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{P}-\mathrm{P}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{S}}=5 \mathrm{~mA} \end{aligned}$ |  | 3 |  | \% |
| Small-Signal On-Resistance Flatness | Ronf | AC measured, $\mathrm{f}_{\mathrm{SW}}=0.5 \mathrm{MHz}$, <br> $V_{S W}=80 V_{\text {P-P }}, R_{\text {LOAD }}=50 \Omega$, <br> $\mathrm{V}_{\mathrm{P}-\mathrm{P}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V}$ |  | 2 |  | \% |
| Output Switch Bleed Resistor | $\mathrm{R}_{\text {INT }}$ | MAX4968C only | 30 | 40 | 50 | k $\Omega$ |
| Switch-Off Leakage | ISW_(OFF) | $V_{S W}=0 \mathrm{~V}$, switch off (MAX4968B only) |  | 0 | 1 | $\Omega \mathrm{A}$ |
| Switch-Off DC Offset |  | $\mathrm{R}_{\mathrm{L}}=100 \mathrm{k} \Omega$ on both sides | -15 |  | +15 | mV |
| Switch-On DC Offset |  | $R_{L}=100 \mathrm{k} \Omega$ on both sides | -15 |  | +15 | mV |
| Switch Output Isolation Diode Current |  | 300 ns pulse width, $2 \%$ duty cycle |  | 3.0 |  | A |
| SWITCH DYNAMIC CHARACTERISITICS |  |  |  |  |  |  |
| Turn-On Time | $\mathrm{t}_{\mathrm{ON}}$ | $\mathrm{V}_{\mathrm{SW}}=+1 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V}$ from $\overline{\text { SET }}$ to $\mathrm{V}_{\text {SW_ }}=+0.9 \mathrm{~V}$ |  | 2 | 5 | $\mu \mathrm{s}$ |
| Turn-Off Time | toff | $\begin{aligned} & V_{S W}=+1 \mathrm{~V}, R_{L}=100 \Omega, V_{N N}=-100 \mathrm{~V}, \\ & \text { from } \mathrm{CLR} \text { to } \mathrm{V}_{S W}=+0.9 \mathrm{~V} \end{aligned}$ |  | 2 | 3.5 | $\mu \mathrm{s}$ |
| Maximum $\mathrm{V}_{\text {SW_ }}$ Slew Rate | dV/dt | $C_{L}=100 \mathrm{pF}$ | 20 |  |  | $\mathrm{V} / \mathrm{ns}$ |
| Off-Isolation | $\mathrm{V}_{\text {ISO }}$ | $\mathrm{f}=5 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=50 \Omega$ |  | -68 |  | dB |
| Crosstalk | $\mathrm{V}_{\mathrm{CT}}$ | $f=5 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=50 \Omega$ |  | -69 |  | dB |
| SW_Off-Capacitance | $\mathrm{C}_{\text {SW_( }}$ (OFF) | $f=1 \mathrm{MHz}$, small signal close to zero |  | 8 |  | pF |
| SW_ On-Capacitance | CSW_(ON) | $f=1 \mathrm{MHz}$, small signal close to zero |  | 14 |  | pF |
| Output Voltage Spike | $\mathrm{V}_{\text {SPK }}$ | $\mathrm{R}_{\mathrm{L}}=50 \Omega$ | -150 |  | +150 | mV |
| Large-Signal Analog Bandwidth (-3dB) | $\mathrm{f}_{\mathrm{BW}}$ _L | $\mathrm{C}_{\text {LOAD }}=200 \mathrm{pF}, 60 \mathrm{~V}$ amplitude sinusoidal burst, $1 \%$ duty cycle |  | 30 |  | MHz |
| Small-Signal Analog Bandwidth (-3dB) | $\mathrm{f}_{\mathrm{BW}}$ _S | $C_{\text {LOAD }}=200 \mathrm{pF}, 100 \mathrm{mV}$ amplitude sinusoidal |  | 50 |  | MHz |
| Charge Injection | Q | $\mathrm{V}_{\mathrm{NN}}=-100 \mathrm{~V}$, Figure 1 |  | 150 |  | pC |
| LOGIC LEVELS |  |  |  |  |  |  |
| Logic-Input Low Voltage | $\mathrm{V}_{\mathrm{IL}}$ |  |  |  | 0.75 | V |
| Logic-Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}- \\ 0.75 \end{gathered}$ |  |  | V |
| Logic-Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\text {SINK }}=1 \mathrm{~mA}$ |  |  | 0.4 | V |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=+2.37 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{P}-\mathrm{P}}=+10 \mathrm{~V}$ to $+12.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=0$ to $-200 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are $\mathrm{V}_{\mathrm{DD}}=+3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V}, \mathrm{~V}_{\mathrm{P}-\mathrm{P}}=+12 \mathrm{~V}$ at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic-Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $I_{\text {SOURCE }}=1 \mathrm{~mA}$ | $\begin{gathered} \mathrm{V}_{\mathrm{DD}}- \\ 0.4 \end{gathered}$ |  |  | V |
| Logic-Input Capacitance | $\mathrm{C}_{\mathrm{IN}}$ |  |  | 5 |  | pF |
| Logic-Input Leakage | IN |  | -1 |  | +1 | $\mu \mathrm{A}$ |
| Pulldown Resistor in SET Pin | RPULLDOWN |  | 65 | 100 | 140 | k $\Omega$ |
| TIMING CHARACTERISTICS (Figure 2) |  |  |  |  |  |  |
| CLK Frequency | $\mathrm{f}_{\text {CLK }}$ |  |  |  | 25 | MHz |
| DIN-to-CLK Setup Time | $t_{\text {DS }}$ |  | 4 |  |  | ns |
| DIN-to-CLK Hold Time | $t_{\text {DH }}$ |  | 4 |  |  | ns |
| CLK to LE Setup Time | $\mathrm{t}_{\mathrm{CS}}$ |  | 28 |  |  | ns |
| $\overline{\text { LE Low Pulse Width }}$ | $t_{\text {WL }}$ |  | 12 |  |  | ns |
| CLR High Pulse Width | ${ }_{\text {tw }}$ |  | 16 |  |  | ns |
| SET High Pulse Width | $t_{\text {WS }}$ |  | 16 |  |  | ns |
| CLK Rise and Fall Times | $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ |  |  |  | 50 | ns |
| CLK to DOUT Delay | $t_{\text {DO }}$ | $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%, \mathrm{C}_{\text {DOUT }}=15 \mathrm{pF}$ |  |  | 28 | ns |
|  |  | $\mathrm{V}_{\text {DD }}=+2.5 \mathrm{~V} \pm 5 \%, \mathrm{C}_{\text {DOUT }}=15 \mathrm{pF}$ |  |  | 45 |  |

Note 2: All devices are $100 \%$ tested at $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$. Limits over the operating temperature range are guaranteed by design.

Pin Test Circuits/Timing Diagrams


Figure 1. Test Circuits


Figure 2. Serial Interface Timing

## Typical Operating Characteristics

$\left(\mathrm{V}_{\mathrm{DD}}=+3 \mathrm{~V}, \mathrm{~V}_{\mathrm{P}-\mathrm{P}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


Pin Configuration


## Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| A1 | SW5A | Analog Switch 5 -Terminal |
| A2 | SW5B | Analog Switch 5 - Terminal |
| A3 | SW6B | Analog Switch 6 - Terminal |
| A4 | SW7B | Analog Switch 7 - Terminal |
| A5 | SW8B | Analog Switch 8 - Terminal |
| A6 | SW9B | Analog Switch 9 - Terminal |
| A7 | SW10B | Analog Switch 10 - Terminal |
| A8 | SW10A | Analog Switch 10 - Terminal |
| $\begin{gathered} \text { C3-C6, D3-D6, } \\ \text { E3-E6, F3-F6, G1, } \\ \text { G2, G7, G8, H2 } \end{gathered}$ | N.C. | No Connection. Not connected internally. |
| B1 | SW4B | Analog Switch 4 - Terminal |
| B2 | SW4A | Analog Switch 4 - Terminal |
| B3 | SW6A | Analog Switch 6 - Terminal |
| B4 | SW7A | Analog Switch 7 - Terminal |
| B5 | SW8A | Analog Switch 8 - Terminal |
| B6 | SW9A | Analog Switch 9 - Terminal |
| B7 | SW11A | Analog Switch 11 - Terminal |
| B8 | SW11B | Analog Switch 11 - Terminal |
| C1 | SW3A | Analog Switch 3 - Terminal |
| C2 | SW3B | Analog Switch 3 - Terminal |
| C7 | SW12B | Analog Switch 12 - Terminal |
| C8 | SW12A | Analog Switch 12 - Terminal |
| D1 | SW2A | Analog Switch 2 - Terminal |
| D2 | SW2B | Analog Switch 2 - Terminal |
| D7 | SW13B | Analog Switch 13 - Terminal |
| D8 | SW13A | Analog Switch 13 - Terminal |
| E1 | SW1A | Analog Switch 1 - Terminal |
| E2 | SW1B | Analog Switch 1 - Terminal |
| E7 | SW14B | Analog Switch 14 - Terminal |
| E8 | SW14A | Analog Switch 14 - Terminal |
| F1 | SW0B | Analog Switch 0 - Terminal |
| F2 | SW0A | Analog Switch 0 - Terminal |
| F7 | SW15B | Analog Switch 15 - Terminal |
| F8 | SW15A | Analog Switch 15 - Terminal |
| G3 | $V_{P P}$ | Positive Voltage Supply. Bypass $\mathrm{V}_{\mathrm{P}-\mathrm{P}}$ to GND with a $0.1 \mu \mathrm{~F}$ or greater ceramic capacitor. |

## Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| G4 | GND | Ground |
| G5 | CLK | Serial-Clock Input |
| G6 | CLR | Latch Clear Input |
| H1 | $V_{\text {NN }}$ | Negative High-Voltage Supply. Bypass $V_{\text {NN }}$ to GND with a $0.1 \mu \mathrm{~F}$ or greater <br> ceramic capacitor. |
| H3 | V $_{\text {CC10 }}$ | +10 V LDO Output. Bypass $V_{\text {CC10 }}$ to GND with a $0.1 \mu \mathrm{~F}$ or greater ceramic <br> capacitor. |
| H4 | VDD | Logic Supply Voltage. Bypass $V_{\text {DD }}$ to GND with a $0.1 \mu \mathrm{~F}$ or greater ceramic <br> capacitor. |
| H5 | $\overline{\text { LE }}$ | Serial-Data Input |
| H7 | DOUT | Active-Low Latch-Enable Input |
| H8 | SET | Serial-Data Output |

## Detailed Description

The MAX4968B/MAX4968C are 16-channel, highlinearity, high-voltage, bidirectional SPST analog switches with $18 \Omega$ (typ) on-resistance. The devices are ideal for use in applications requiring high-voltage switching controlled by a low-voltage control signal, such as ultrasound imaging and industrial printing. The MAX4968C provides integrated $40 \mathrm{k} \Omega$ bleed resistors on each switch terminal to discharge capacitive loads. Using HVCMOS technology, these switches combine high-voltage, bilateral MOS switches and low-power CMOS logic to provide efficient control of high-voltage analog signals.
In typical ultrasound applications, the MAX4968B/ MAX4968C do not require a dedicated HV supply, which implies a significant simplification of system requirements. The negative voltage supply can be shared with the transmitter and the positive voltage supply is typically +12 V .

## Analog Switch

The devices can transmit analog signals up to 210VP-P, with an analog signal range from $\mathrm{V}_{\mathrm{NN}}$ to $\mathrm{V}_{\mathrm{NN}}+210 \mathrm{~V}$. Before starting the high-voltage burst transmission ( $\mathrm{V}_{\mathrm{P}-\mathrm{P}}$ $>+20 \mathrm{~V}$ ), the input voltage must be close to GND to allow a proper settling of the pass FET. The high-voltage burst frequency must be greater than 500 kHz .
Extremely long high-voltage bursts ( $\mathrm{V}_{\mathrm{P}-\mathrm{P}}>10 \mathrm{~V}$ ) with duty cycle greater than $20 \%$ could result in signal degradation, especially for unipolar transmission. In general, this applies for burst transmission with a nonzero DC content.

Low-voltage signals ( $\mathrm{V}_{\mathrm{P}-\mathrm{P}}<10 \mathrm{~V}$ ) continuous wave bipolar transmission is supported for frequencies greater than 500 kHz . For very small signals, such as the small echoes in typical ultrasound imaging systems ( $\mathrm{V}_{\mathrm{P}-\mathrm{P}}<$ 10 V ), the devices are not limited to a low-frequency bandwidth and can transmit DC signals.

## Voltage Supplies

The devices operate with a high voltage supply $\mathrm{V}_{\mathrm{NN}}$ from -200 V to 0 , VP-p supply of +12 V (typ), and a logic supply $\mathrm{V}_{\mathrm{DD}}(+2.37 \mathrm{~V}$ to +5.5 V ).

## Bleed Resistors (MAX4968C)

The MAX4968C features integrated $40 \mathrm{k} \Omega$ bleed resistors to discharge capacitive loads such as piezoelectric transducers. Each analog switch terminal is connected to GND with a bleed resistor.

## Serial Interface

The MAX4968B/MAX4968C are controlled by a serial interface with a 16 -bit serial shift register and transparent latch. Each of the 16 data bits controls a single analog switch (see Table 1). Data on DIN is clocked with the most significant bit (MSB) first into the shift register on the rising edge of CLK. Data is clocked out of the shift register onto DOUT on the rising edge of CLK. DOUT reflects the status of DIN, delayed by 16 clock cycles (see Figure 2 and Figure 3).

## Latch Enable ( $\overline{\mathrm{LE} \text { ) }}$

Drive $\overline{\mathrm{LE}}$ logic-low to change the contents of the latch and update the state of the high-voltage switches (Figure 3); drive $\overline{\mathrm{LE}}$ logic-high to freeze the contents of the latch and prevent changes to the switch states. To reduce noise due to clock feedthrough, drive $\overline{\mathrm{LE}}$ logic-high while data is clocked into the shift register. After the data shift register is loaded with valid data, pulse $\overline{\mathrm{LE}}$ logic-low to load the contents of the shift register into the latch.

## Latch Clear (CLR)

The MAX4968B/MAX4968C feature a latch-clear input. Drive CLR logic-high to reset the contents of the latch to zero and open all switches simultaneously. CLR does not affect the contents of the data shift register. Pulse $\overline{\mathrm{LE}}$ logic-low to reload the contents of the shift register into the latch.

## Latch Set (SET)

The MAX4968B/MAX4968C feature a latch-set input. Drive SET logic-high to set the contents of the latch to logic-high and close all switches simultaneously. SET does not affect the contents of the data shift register. Pulse $\overline{\mathrm{LE}}$ logic-low to reload the contents of the shift register into the latch. CLR is dominant with respect to SET.

## Power-On Reset

The MAX4968B/MAX4968C feature a power-on-reset circuit to ensure all switches are open at power-on. The internal 16-bit serial shift register and latch are set to zero on power-up.


Figure 3. Latch-Enable Interface Timing

Table 1. Serial Interface Programming (Notes 3-8)

| DATA BITS |  |  |  |  |  |  |  | CONTROL BITS |  |  | FUNCTION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|c} \hline \text { DO } \\ \text { (LSB) } \end{array}$ | D1 | D2 | D3 | D4 | D5 | D6 | D7 | $\overline{\text { LE }}$ | CLR | SET | SW0 | SW1 | SW2 | SW3 | SW4 | SW5 | SW6 | SW7 |
| L |  |  |  |  |  |  |  | L | L | L | OFF |  |  |  |  |  |  |  |
| H |  |  |  |  |  |  |  | L | L | L | ON |  |  |  |  |  |  |  |
|  | L |  |  |  |  |  |  | L | L | L |  | OFF |  |  |  |  |  |  |
|  | H |  |  |  |  |  |  | L | L | L |  | ON |  |  |  |  |  |  |
|  |  | L |  |  |  |  |  | L | L | L |  |  | OFF |  |  |  |  |  |
|  |  | H |  |  |  |  |  | L | L | L |  |  | ON |  |  |  |  |  |
|  |  |  | L |  |  |  |  | L | L | L |  |  |  | OFF |  |  |  |  |
|  |  |  | H |  |  |  |  | L | L | L |  |  |  | ON |  |  |  |  |
|  |  |  |  | L |  |  |  | L | L | L |  |  |  |  | OFF |  |  |  |
|  |  |  |  | H |  |  |  | L | L | L |  |  |  |  | ON |  |  |  |
|  |  |  |  |  | L |  |  | L | L | L |  |  |  |  |  | OFF |  |  |
|  |  |  |  |  | H |  |  | L | L | L |  |  |  |  |  | ON |  |  |
|  |  |  |  |  |  | L |  | L | L | L |  |  |  |  |  |  | OFF |  |
|  |  |  |  |  |  | H |  | L | L | L |  |  |  |  |  |  | ON |  |
|  |  |  |  |  |  |  | L | L | L | L |  |  |  |  |  |  |  | OFF |
|  |  |  |  |  |  |  | H | L | L | L |  |  |  |  |  |  |  | ON |
| X | X | X | X | X | X | X | X | H | L | L | HOLD PREVIOUS STATE |  |  |  |  |  |  |  |
| X | X | X | X | X | X | X | X | X | H | X | OFF | OFF | OFF | OFF | OFF | OFF | OFF | OFF |
| X | X | X | X | X | X | X | X | X | L | H | ON | ON | ON | ON | ON | ON | ON | ON |
| DATA BITS |  |  |  |  |  |  |  | CONTROL BITS |  |  | FUNCTION |  |  |  |  |  |  |  |
| D8 | D9 | D10 | D11 | D12 | D13 | D14 | $\begin{array}{\|c\|} \hline \text { D15 } \\ \text { (MSB) } \end{array}$ | $\overline{\text { LE }}$ | CLR | SET | SW8 | SW9 | SW10 | SW11 | SW12 | SW13 | SW14 | SW15 |
| L |  |  |  |  |  |  |  | L | L | L | OFF |  |  |  |  |  |  |  |
| H |  |  |  |  |  |  |  | L | L | L | ON |  |  |  |  |  |  |  |
|  | L |  |  |  |  |  |  | L | L | L |  | OFF |  |  |  |  |  |  |
|  | H |  |  |  |  |  |  | L | L | L |  | ON |  |  |  |  |  |  |
|  |  | L |  |  |  |  |  | L | L | L |  |  | OFF |  |  |  |  |  |
|  |  | H |  |  |  |  |  | L | L | L |  |  | ON |  |  |  |  |  |
|  |  |  | L |  |  |  |  | L | L | L |  |  |  | OFF |  |  |  |  |
|  |  |  | H |  |  |  |  | L | L | L |  |  |  | ON |  |  |  |  |
|  |  |  |  | L |  |  |  | L | L | L |  |  |  |  | OFF |  |  |  |
|  |  |  |  | H |  |  |  | L | L | L |  |  |  |  | ON |  |  |  |
|  |  |  |  |  | L |  |  | L | L | L |  |  |  |  |  | OFF |  |  |

Table 1. Serial Interface Programming (Notes 3-8) (continued)

| DATA BITS |  |  |  |  |  |  |  | CONTROL BITS |  |  | FUNCTION |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D8 | D9 | D10 | D11 | D12 | D13 | D14 | $\begin{gathered} \text { D15 } \\ \text { (MSB) } \end{gathered}$ | $\overline{\text { LE }}$ | CLR | SET | SW8 | SW9 | SW10 | SW11 | SW12 | SW13 | SW14 | SW15 |
|  |  |  |  |  | H |  |  | L | L | L |  |  |  |  |  | ON |  |  |
|  |  |  |  |  |  | L |  | L | L | L |  |  |  |  |  |  | OFF |  |
|  |  |  |  |  |  | H |  | L | L | L |  |  |  |  |  |  | ON |  |
|  |  |  |  |  |  |  | L | L | L | L |  |  |  |  |  |  |  | OFF |
|  |  |  |  |  |  |  | H | L | L | L |  |  |  |  |  |  |  | ON |
| X | X | X | X | X | X | X | X | H | L | L |  |  | HOL | PREV | OUS S | ATE |  |  |
| X | X | X | X | X | X | X | X | X | H | X | OFF | OFF | OFF | OFF | OFF | OFF | OFF | OFF |
| X | X | X | X | X | X | X | X | X | L | H | ON | ON | ON | ON | ON | ON | ON | ON |

$X=$ Don't care.
Note 3: The 16 switches operate independently.
Note 4: Serial data is clocked in on the rising edge of CLK.
Note 5: The switches go to a state retaining their present condition on the rising edge of $\overline{\mathrm{LE}}$. When $\overline{\mathrm{LE}}$ is low, the shift register data flows through the latch.
Note 6: DOUT is high when switch 15 is on.
Note 7: Shift register clocking has no effect on the switch states if $\overline{\mathrm{LE}}$ is high.
Note 8: The CLR input overrides all other inputs.

## Applications Information

In typical ultrasound applications, the MAX4968B/ MAX4968C do not require dedicated high-voltage supplies; the negative voltage supply can be shared with the transmitter and the positive voltage supply is typically +12 V . See Figure 4, Figure 5, and Figure 6 for medical ultrasound applications.

## Logic Levels

The MAX4968B/MAX4968C digital interface inputs (CLK, DIN, $\overline{L E}, ~ C L R$, and SET) operate on the $V_{D D}$ logic supply voltage.

## Daisy-Chaining Multiple Devices

Digital output DOUT is provided to allow the connection of multiple MAX4968B/MAX4968C devices by daisychaining (Figure 8). Connect each DOUT to the DIN of
the subsequent device in the chain. Connect CLK, $\overline{\mathrm{LE}}$, CLR, and SET inputs of all devices, and drive $\overline{\mathrm{LE}}$ logiclow to update all devices simultaneously. Drive CLR high to open all the switches simultaneously. Drive SET high to close all the switches simultaneously. Additional shift registers can be included anywhere in series with the MAX4968B/MAX4968C data-chain.

## Supply Sequencing and Bypassing

The MAX4968B/MAX4968C do not require special sequencing of the $V_{D D}$, $V_{P-P}$ and $V_{N N}$ supply voltages. Bypass $V_{D D}, V_{P-P}$, and $V_{N N}$ to GND with a $0.1 \mu \mathrm{~F}$ ceramic capacitor as close as possible to the device.

## Application Diagrams



Figure 4. Medical Ultrasound Application - High-Voltage Analog Switches in Probe


Figure 5. Medical Ultrasound Application - High-Voltage Analog Switches in Mainframe


Figure 6. Medical Ultrasound Application - Multiple Transmit and Isolation per Receiver Channel


Figure 7. Interfacing Multiple Devices by Daisy-Chaining

## Functional Diagram



## Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE | SWITCH CHANNELS | BLEED RESISTOR |
| :---: | :---: | :---: | :---: | :---: |
| MAX4968BEXB + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 64 BGA <br> $(7 \mathrm{~mm} \times 7 \mathrm{~mm})$ | 16 | No |
| MAX4968CEXB+ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 64 BGA <br> $(7 \mathrm{~mm} \times 7 \mathrm{~mm})$ | 16 | Yes |

+Denotes a lead(Pb)-free/RoHS-compliant package.

## Chip Information

PROCESS: BiCMOS

## Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE <br> NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 64 BGA | $\mathrm{X} 6477+2$ | $\underline{21-0461}$ | Refer to <br> Application <br> Note 1891 |

## Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $3 / 14$ | Initial release | - | in BGA Package

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Analog Switch ICs category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
DG9233EDY-GE3 NLAS4684FCTCG NLAS5223BLMNR2G NLV74HC4066ADR2G MC74HC4067ADTG NLX2G66DMUTCG
NS5A4684SMNTAG 732480R 733995E 425541DB 425528R 099044FB FSA221UMX MAX4888ETI+T MAX4968CEXB+ MAX4760EWX+T NLAS3799BMNR2G NLAS5123MNR2G NLAS5213AMUTAG NLAS7222AMTR2G MAX14807ECB+ MAX4968ECM + NLV14066BDG LC78615E-01US-H PI5A4599BCEX PI5A3157BZUEX ADG613SRUZ-EP NLAS4717EPFCT1G PI5A3167CCEX MAX4744ELB+T MAX4802ACXZ+ DG4051EEN-T1-GE4 SLAS3158MNR2G PI5A3157BC6EX PI5A392AQE MAX4744HELB+T PI5A4157ZUEX MC74HC4067ADTR2G PI5A4158ZAEX PI5A3166TAEX MAX4901EBL+T MAX14510EEVB+T PI3A3899ZTEX MAX4996ETG+T MAX4889AETO+T MAX14508EEVB+T MAX4701ETE+T MAX4996LETG+T NLX2G66FCTAG HI1-5051-2

