## PCle, Single Lane, 2:1/1:2 Multiplexer and Redriver with Equalization

## General Description

The MAX4969 active $2: 1$ and 1:2 multiplexer equalizes and redrives $\mathrm{PCle}^{\circledR}$ signals up to 5.0GT/s (Gigatransfers per second) and operates from a single +3.3 V supply.
The MAX4969 features PCle-required electrical idle and receiver detection on each channel, and improves signal integrity at the receiver through independent programmable input equalization and output deemphasis.
The MAX4969 is available in a small, 42-pin (3.5mm x 9.0 mm ) TQFN package optimal for simplified layout and space-saving requirements. The MAX4969 is specified over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ commercial operating temperature range.

Applications
Blade Servers
Workstations
Communications Switches
Test Equipment
Storage Area Network
$\qquad$

- Single +3.3V Supply Operation
- PCle Gen 1 ( $2.5 \mathrm{GT} / \mathrm{s}$ ) and Gen 2 ( $5.0 \mathrm{GT} / \mathrm{s}$ )

Return Loss $\geq 8 \mathrm{~dB}(1.25 \mathrm{GHz} \leq \mathrm{f} \leq 2.5 \mathrm{GHz})$

- Independent Input Equalization
- Independent Output Deemphasis
- Independent Output Level Selection Reduced Power and EMI
- On-Chip $50 \Omega$ Input/Output Terminations
- Inline Signal Traces for Simplified Layout
- Space-Saving, $3.5 \mathrm{~mm} \times 9.0 \mathrm{~mm}$ TQFN Package

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :---: |
| MAX4969CTO + | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 42 TQFN-EP* |

+Denotes a lead(Pb)-free/RoHS-compliant package.
*EP = Exposed pad.


# PCle, Single Lane, 2:1/1:2 Multiplexer and Redriver with Equalization 

## ABSOLUTE MAXIMUM RATINGS

(Voltages referenced to GND.)
VCC.....................................................................-0.3V to +4.0V
All Other Pins (Note 1) ............................ - -0.3 V to (VCC +0.3 V )
Continuous Current, IN_P, IN_M, OUT_P, OUT_M ......... $\pm 30 \mathrm{~mA}$ Peak Current, IN_P, IN_M, OUT_P,
OUT_M (for $10 \mathrm{kHz}, 1 \%$ duty cycle) .......................... $\pm 100 \mathrm{~mA}$
Continuous Power Dissipation $\left(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)$
42-Pin TQFN (derate $34.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ...... 2758 mW

| Junction-to-Case Thermal Resistance OJC (Note 2) ................................. | $+2^{\circ} \mathrm{C} / \mathrm{W}$ |
| :---: | :---: |
| Junction-to-Ambient Thermal Resistance |  |
| $\theta$ JA (Note 2) | $+29^{\circ} \mathrm{C} / \mathrm{W}$ |
| Operating Temperature Range | .$^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Junction Temperature Range. | $-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) | $+300^{\circ} \mathrm{C}$ |

Note 1: All I/O pins are clamped by internal diodes
Note 2: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(V_{C C}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{CCL}=75 \mathrm{nF}$ coupling capacitor on each output, $\mathrm{RL}=50 \Omega$ on each output, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 3)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC PERFORMANCE |  |  |  |  |  |  |  |
| Power-Supply Range | VCC |  |  | 3.0 |  | 3.6 | V |
| Supply Current | ICC | $\mathrm{EN}=\mathrm{VCC}$ | INEQ_ = ODE_ = GND |  | 120 | 150 | mA |
|  |  |  | INEQ_ = ODE_ = VCC |  | 160 | 200 |  |
|  |  | EN = GND |  | 50 |  |  |  |
| Input Impedance, Differential | ZRX-DIFF-DC | DC |  | 80 | 100 | 120 | $\Omega$ |
| Output Impedance, Differential | ZTX-DIFF-DC | DC |  | 80 | 100 | 120 | $\Omega$ |
| Common-Mode Resistance to GND, Input Terminations Not Powered | $\begin{gathered} \text { ZRX-HIGH-IMP- } \\ \text { DC-POS } \end{gathered}$ | VIN_P = VIN_M $=0$ to 200mV |  | 50 |  |  | k $\Omega$ |
|  | ZRX-HIGH-IMP- <br> DC-NEG | VIN_P $=$ VIN_M $=-150 \mathrm{mV}$ to 0 V |  | 1 |  |  | $\mathrm{k} \Omega$ |
| Common-Mode Resistance to GND, Input Terminations Powered | ZRX-DC | DC |  | 40 | 50 | 60 | $\Omega$ |
| Output Short-Circuit Current | ITX-SHORT | Single-ended (Note 4) |  |  |  | 90 | mA |
| Common-Mode Delta, Between Active and Idle States | VTX-CM-DC-ACTIVE-IDLEDELTA |  |  | -100 |  | +100 | mV |
| DC Output Offset, During Active State | VTX-CM-DC- <br> LINE-DELTA | Difference between DC average of Vout_P and Vout_M |  | -25 |  | +25 | mV |
| DC Output Offset, During Electrical Idle | $\begin{gathered} \mathrm{V}_{\text {TX-IDLE-DIFF- }} \\ \text { DC } \end{gathered}$ | ABS(Vout_P - Vout_M) |  | -10 |  | +10 | mV |
| AC PERFORMANCE |  |  |  |  |  |  |  |
| Input Return Loss, Differential | RLRX-DIFF | $0.05 \mathrm{GHz}<\mathrm{f} \leq 1.25 \mathrm{GHz}$ (Note 4) |  | 10 |  |  | dB |
|  |  | $1.25 \mathrm{GHz}<\mathrm{f} \leq 2.5 \mathrm{GHz}$ (Note 4) |  |  |  |  | dB |

## PCle, Single Lane, 2:1/1:2 Multiplexer and Redriver with Equalization

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{VCC}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{CCL}=75 \mathrm{nF}$ coupling capacitor on each output, $R \mathrm{~L}=50 \Omega$ on each output, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{VCC}=+3.3 \mathrm{~V}$ and $\mathrm{TA}=+25^{\circ} \mathrm{C}$.) (Note 3)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Return Loss, Common Mode | RLRX-CM | $0.05 \mathrm{GHz}<\mathrm{f} \leq 2.5 \mathrm{GHz}$ (Note 4) | 6 |  |  | dB |
| Output Return Loss, Differential | RLTX-DIFF | $0.05 \mathrm{GHz}<\mathrm{f} \leq 1.25 \mathrm{GHz}$ (Note 4) | 10 |  |  | dB |
|  |  | $1.25 \mathrm{GHz}<\mathrm{f} \leq 2.5 \mathrm{GHz}$ (Note 4) | 8 |  |  | dB |
| Output Return Loss, Common Mode | RLTX-CM | $0.05 \mathrm{GHz}<\mathrm{f} \leq 2.5 \mathrm{GHz}$ (Note 4) | 6 |  |  | dB |
| Differential Input Signal Range, Redriver Operation | VRX-DIFF-PP | $0.05 \mathrm{GHz}<\mathrm{f} \leq 2.5 \mathrm{GHz}$ | 150 |  | 1200 | mVP-P |
| Differential Output Voltage, Full Swing, No Deemphasis | VTX-DIFF-PP | $2 \times$ ABS(VOUT_P - VOUT_M), ODE_1 = GND, ODE_0 = VCC (see Table 1), $f=500 \mathrm{MHz}$ | 800 | 1000 | 1200 | mVP-P |
| Differential Output Voltage, Low Swing, No Deemphasis | VTX-DIFF-PPLOW | $\begin{aligned} & 2 \times \text { ABS(VOUT_P - VOUT_M), } \\ & \text { ODE_1 = ODE_0 = GND (see Table 1), } \\ & f=500 \mathrm{MHz} \end{aligned}$ | 600 | 750 | 900 | mVP-P |
| Output Deemphasis Ratio, OdB | VTX-DE-RATIOOdB | $\begin{aligned} & \mathrm{f}=2.5 \mathrm{GHz}, \text { ODE_1 = GND, ODE_0 }= \\ & \text { Vcc or GND, Figure } 1(\text { see Table 1) } \end{aligned}$ |  | 0 |  | dB |
| Output Deemphasis Ratio, 3.5 dB | $\begin{gathered} \text { VTX-DE-RATIO- } \\ 3.5 \mathrm{~dB} \end{gathered}$ | $\begin{aligned} & \mathrm{f}=2.5 \mathrm{GHz}, \text { ODE_1 = VCC, } \\ & \text { ODE_0 = GND, Figure } 1(\text { see Table 1) } \end{aligned}$ |  | 3.5 |  | dB |
| Output Deemphasis Ratio, 6dB | VTX-DE-RATIO6dB | $\begin{aligned} & \mathrm{f}=2.5 \mathrm{GHz}, \text { ODE_1 = VCC, } \\ & \mathrm{ODE} \_0=\text { VCC, Figure } 1(\text { see Table 1) } \end{aligned}$ |  | 6 |  | dB |
| Input Equalization, OdB | VRX-EQ-OdB | $\begin{aligned} & f=2.5 G H z, \text { INEQ_1 = GND, } \\ & \text { INEQ_0 = GND or VcC (see Table 2) } \end{aligned}$ |  | 0 |  | dB |
| Input Equalization, 3.5dB | VRX-EQ-3.5dB | $\begin{aligned} & f=2.5 G H z, \text { INEQ_1 = VcC, } \\ & \text { INEQ_0 = GND (see Table 2) } \end{aligned}$ |  | 3.5 |  | dB |
| Input Equalization, 6dB | VRX-EQ-6dB | $\begin{aligned} & f=2.5 \mathrm{GHz}, \text { INEQ_1 }=\text { Vcc, } \text { INEQ_0 }= \\ & \text { Vcc (see Table 2) } \end{aligned}$ |  | 6 |  | dB |
| Output Common-Mode Voltage | VTX-CM-AC-PP | MAX(Vout_P + VOUT_M)/2 - <br> MIN(Vout_P + Vout_M)/2 (Note 4) |  |  | 100 | mVP-P |
| Propagation Delay | TPD | (Note 4) | 160 | 280 | 400 | ps |
| Rise/Fall Time | TTX-RISE-FALL | (Notes 4, 5) | 30 |  |  | ps |
| Rise/Fall Time Mismatch | TTX-RFMISMATCH | (Notes 4, 5) |  |  | 20 | ps |
| Output Skew Same Pair | TSK | (Note 4) |  | 10 | 15 | ps |
| Deterministic Jitter | TTX-DJ-DD | K28.5 $\leq$ pattern, AC-coupled, RL $=50 \Omega$, effects of deemphasis deembedded (Note 4), 5GT/s |  | 20 |  | psp-P |
| Random Jitter | TTX-RJ-DD | D10.2 pattern, $\mathrm{f}>1.5 \mathrm{MHz}$ |  | 0.5 | 1.4 | psRMS |
| Electrical Idle Entry Delay | $\begin{gathered} \text { TTX-IDLE-SET- } \\ \text { TO-IDLE } \end{gathered}$ | From input to output |  | 15 |  | ns |
| Electrical Idle Exit Delay | TTX-IDLE-TO-DIFF-DATA | From input to output |  | 8 |  | ns |

## PCle, Single Lane, 2:1/1:2 Multiplexer and Redriver with Equalization

(1) ELECTRICAL CHARACTERISTICS (continued)

0
0
$\pm$
$\$$
$\$$
$\left(\mathrm{VCC}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{CCL}=75 \mathrm{nF}$ coupling capacitor on each output, $R \mathrm{~L}=50 \Omega$ on each output, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{C C}=+3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 3)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Electrical Idle Detect Threshold | VTX-IDLE- <br> THRESH |  | 65 | 100 | 120 | mVP-P |
| Output Voltage During Electrical Idle (AC) | VTX-IDLE-DIFF-AC-P | ABS(VOUT_P - Vout_M) |  |  | 35 | mVP-P |
| Receiver Detect Pulse Amplitude | VTX-RCVDETECT | Voltage change in positive direction (Note 4) |  |  | 600 | mV |
| Receiver Detect Pulse Width |  |  |  | 100 |  | ns |
| Receiver Detect Retry Period |  |  |  | 200 |  | ns |
| CONTROL LOGIC |  |  |  |  |  |  |
| Input Logic-Level Low | VIL |  |  |  | 0.6 | V |
| Input Logic-Level High | $\mathrm{V}_{\mathrm{IH}}$ |  | 1.4 |  |  | V |
| Input Logic Hysteresis | VHYST |  |  | 130 |  | mV |
| Input Pulldown Resistor | RDown |  | 37.5 | 60 | 150 | k $\Omega$ |

Note 3: All devices are $100 \%$ production tested at $T_{A}=+70^{\circ} \mathrm{C}$. Specifications for all temperature limits are guaranteed by design.
Note 4: Guaranteed by design.
Note 5: Rise and fall times are measured using $20 \%$ and $80 \%$ levels.

$D E(d B)=20\left[\log \left(\frac{\left.\left.\text { VHIGH_P-P }^{( }\right)\right]}{\text {LOW_P-P }^{2}}\right)\right]$

Figure 1. Illustration of Output Deemphasis

## PCle, Single Lane, 2:1/1:2 Multiplexer and Redriver with Equalization

$\left(\mathrm{V}_{\mathrm{CC}}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$
Typical Operating Characteristics


$V_{\text {IN }}=500 \mathrm{mV}$ P-p WITH 6in STRIPLINE, 5GT/s, ODE_= 01, INEQ_= 00

$V_{I N}=200 \mathrm{mV}$ P-P, 5GT/s,
ODE_= 01, INEQ_ $_{-}=00$

$V_{\text {IN }}=200 \mathrm{mVP}-\mathrm{P}, 5 \mathrm{FT} / \mathrm{s}$,


VIN $=500 \mathrm{mV}$ P.p WITH 19in STRIPLINE, 5GT/s, ODE_= 01, INEQ_ = 00


## PCle, Single Lane, 2:1/1:2 Multiplexer and Redriver with Equalization

$\qquad$ Typical Operating Characteristics (continued)
( $\mathrm{V} C \mathrm{C}=+3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)





## PCle, Single Lane, 2:1/1:2 Multiplexer and Redriver with Equalization

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| $\begin{gathered} 1,17,22, \\ 38 \end{gathered}$ | Vcc | Power-Supply Input. Bypass VCC to GND with $1 \mu \mathrm{~F}$ and $0.01 \mu \mathrm{~F}$ capacitors in parallel as close to the device as possible, recommended on each Vcc pin. |
| 2 | INEQ1 | Channel 1 Input Equalization Control MSB. See Table 2. INEQ1 is internally pulled down by a 60k $\Omega$ (typ) resistor. |
| 3 | INEQ0 | Channel 1 Input Equalization Control LSB. See Table 2. INEQO is internally pulled down by a $60 \mathrm{k} \Omega$ (typ) resistor. |
| $\begin{aligned} & 4,7,11,14, \\ & 23,26,29 \\ & 31,34,37 \end{aligned}$ | GND | Ground |
| 5 | INP | Channel 1 Noninverting Input |
| 6 | INM | Channel 1 Inverting Input |
| 8 | SEL1 | Channel 1 Active Output Selection Input. Drive SEL1 low to activate A outputs. Drive SEL high to activate B outputs. SEL1 is internally pulled down by a $60 \mathrm{k} \Omega$ (typ) resistor. |
| 9 | SEL2 | Channel 2 Active Input Selection Input. Drive SEL2 low to activate A inputs. Drive SEL high to activate B inputs. SEL2 is internally pulled down by a 60k $\Omega$ (typ) resistor. |
| 10 | EN | Enable Input. Drive EN low for reduced power standby mode. Drive EN high for normal operation. EN is internally pulled down by a $60 \mathrm{k} \Omega$ (typ) resistor. |
| 12 | OUTP | Channel 2 Noninverting Output |
| 13 | OUTM | Channel 2 Inverting Output |
| 15 | ODE1 | Channel 2 Output Deemphasis Control MSB. See Table 1. ODE1 is internally pulled down by a $60 \mathrm{k} \Omega$ (typ) resistor. |
| 16 | ODE0 | Channel 2 Output Deemphasis Control LSB. See Table 1. ODEO is internally pulled down by a $60 \mathrm{k} \Omega$ (typ) resistor. |
| 18 | INEQA1 | Channel 2 Input A Equalization Control MSB. See Table 2. INEQA1 is internally pulled down by a $60 \mathrm{k} \Omega$ (typ) resistor. |
| 19 | INEQAO | Channel 2 Input A Equalization Control LSB. See Table 2. INEQAO is internally pulled down by a $60 \mathrm{k} \Omega$ (typ) resistor. |
| 20 | INEQB1 | Channel 2 Input B Equalization Control MSB. See Table 2. INEQB1 is internally pulled down by a $60 \mathrm{k} \Omega$ (typ) resistor. |
| 21 | INEQB0 | Channel 2 Input B Equalization Control LSB. See Table 2. INEQBO is internally pulled down by a $60 \mathrm{k} \Omega$ (typ) resistor. |
| 24 | INBM | Channel 2 Inverting Input B |
| 25 | INBP | Channel 2 Noninverting Input B |
| 27 | INAM | Channel 2 Inverting Input A |
| 28 | INAP | Channel 2 Noninverting Input A |
| 30 | RX_DET | Receiver Detection Control Bit. Toggle RX_DET to initiate receiver detection. RX_DET is internally pulled down by a $60 \mathrm{k} \Omega$ (typ) resistor. |
| 32 | OUTBM | Channel 1 Inverting Output B |
| 33 | OUTBP | Channel 1 Noninverting Output B |
| 35 | OUTAM | Channel 1 Inverting Output A |
| 36 | OUTAP | Channel 1 Noninverting Output A |
| 39 | ODEB0 | Channel 1 Output B Deemphasis Control LSB. See Table 1. ODEBO is internally pulled down by a 60k $\Omega$ (typ) resistor. |

# PCle, Single Lane, 2:1/1:2 Multiplexer and Redriver with Equalization 

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 40 | ODEB1 | Channel 1 Output B Deemphasis Control MSB. See Table 1. ODEB1 is internally pulled down by a <br> $60 \mathrm{k} \Omega$ (typ) resistor. |
| 41 | ODEA0 | Channel 1 Output A Deemphasis Control LSB. See Table 1. ODEA0 is internally pulled down by a <br> $60 \mathrm{k} \Omega$ (typ) resistor. |
| 42 | ODEA1 | Channel 1 Output A Deemphasis Control MSB. See Table 1. ODEA1 is internally pulled down by a <br> $60 \mathrm{k} \Omega$ (typ) resistor. |
| - | EP | Exposed Pad. Internally connected to GND. Connect EP to a large ground plane to maximize ther- <br> mal performance. EP is not intended as an electrical connection point. |

Functional Diagram


# PCle, Single Lane, 2:1/1:2 Multiplexer and Redriver with Equalization 

## Detailed Description

The MAX4969 is an active 2:1/1:2 multiplexer designed to equalize and redrive PCle signals up to $5.0 \mathrm{GT} / \mathrm{s}$. The MAX4969 features PCle-required electrical idle and receiver detection on each channel, and improves signal integrity at the receiver through independent programmable input equalization and output deemphasis.

## Enable Input (EN)

The MAX4969 features an active-high enable input (EN). EN has an internal pulldown resistor of $60 \mathrm{k} \Omega$ (typ). When EN is driven low or left unconnected, the MAX4969 enters reduced power standby mode and the redrivers are disabled. Drive EN high for normal operation.

## Active Input/Output Select (SEL1, SEL2)

SEL1 selects the active output for channel 1 and SEL2 selects the active input for channel 2. Drive SEL1 or SEL2 low or leave unconnected to activate A inputs or outputs. Drive SEL1 or SEL2 high to activate B inputs or outputs. SEL1 and SEL2 have internal pulldown resistors of $60 \mathrm{k} \Omega$ (typ).

## Table 1. Output Deemphasis

| ODE_1 | ODE_0 | OUTPUT DEEMPHASIS <br> (dB) |
| :---: | :---: | :---: |
| 0 | 0 | 0, low swing |
| 0 | 1 | 0, full swing |
| 1 | 0 | 3.5, full swing |
| 1 | 1 | 6, full swing |

## Table 2. Input Equalization

| INEQ_1 | INEQ_0 | INPUT EQUALIZATION <br> (dB) |
| :---: | :---: | :---: |
| 0 | $X$ | 0 |
| 1 | 0 | 3.5 |
| 1 | 1 | 6 |

X = Don't Care

## Programmable Output Deemphasis <br> (ODE_0, ODE_1)

The MAX4969 features independent programmable output deemphasis capable of providing $0 \mathrm{~dB}, 3.5 \mathrm{~dB}$, or 6 dB deemphasis on any channel. When both ODE_0 and ODE_1 are driven low or left unconnected, the output is in low-swing mode ( 750 mV typ) (see Table 1). ODEO, ODE1, ODEAO, ODEA1, ODEB0, and ODEB1 have internal pulldown resistors of $60 \mathrm{k} \Omega$ (typ).

## Programmable Input Equalization (INEQ_O, INEQ_1)

The MAX4969 features independent programmable input equalization capable of providing $0 \mathrm{~dB}, 3.5 \mathrm{~dB}$, or 6 dB of high-frequency equalization on any channel (see Table 2.) INEQ0, INEQ1, INEQAO, INEQA1, INEQBO, and INEQB1 have internal pulldown resistors of $60 \mathrm{k} \Omega$ (typ).

Receiver Detection (RX_DET) The MAX4969 features receiver detection on each channel. Receiver detection initializes on the rising edge of EN, or upon initial power-up if EN is high. Receiver detection can also be initiated on a rising or falling edge of the RX_DET, SEL1, or SEL2 inputs when EN is high. During this time, the part remains in reduced power standby mode and the outputs are squelched, despite the logic-high state of EN. Once started, receiver detection repeats indefinitely on each channel. Once a receiver is detected on one of the channels, up to $2^{16}$ more attempts are made on the other channel. Upon receiver detection, channel output and electrical idle detection are enabled (see Table 3). RX_DET has an internal pulldown resistor of $60 \mathrm{k} \Omega$ (typ).

## Electrical Idle Detection

The MAX4969 features electrical idle detection to prevent unwanted noise from being redriven at the output. If the MAX4969 detects that the differential input has fallen below VTX-IDLE-THRESH, the MAX4969 squelches the output. For differential input signals that are above VTX-IDLE-THRESH, the MAX4969 turns on the output and redrives the signal.

Table 3. Receiver Detection

| RX_DET/ <br> SEL1/SEL2 | EN | DESCRIPTION |
| :---: | :---: | :--- |
| $X$ | 0 | Receiver detection inactive |
| 0 | 1 | Following a rising or falling edge; indefinite retry until receiver detected |
| Rising or falling edge | 1 | Initiate receiver detection |
| 1 | 1 | Following a rising or falling edge; indefinite retry until receiver detected |

$X=$ Don't Care

# PCle, Single Lane, 2:1/1:2 Multiplexer and Redriver with Equalization 



## Applications Information

## Layout

Circuit board layout and design can significantly affect the performance of the MAX4969. Use good high-frequency design techniques, including minimizing ground inductance and using controlled-impedance transmission lines on data signals. It is recommended to run receive and transmit on different layers to minimize crosstalk and to place $1 \mu \mathrm{~F}$ and $0.01 \mu \mathrm{~F}$ power-supply bypass capacitors in parallel as close to VCC as possible on each VCC pin. Always connect Vcc to a power plane.

## Exposed Pad Package

The exposed-pad, 42-pin TQFN package incorporates features that provide a very low thermal resistance path for heat removal from the IC. The exposed pad on the MAX4969 must be soldered to the circuit board ground plane for proper thermal performance. For more information on exposed-pad packages, refer to Application Note 862: HFAN-08.1: Thermal Considerations of QFN and Other Exposed-Paddle Packages.

Power-Supply Sequencing Caution: Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to the device.
Proper power-supply sequencing is recommended for all devices. Always apply GND then VCC before applying signals, especially if the signal is not current limited.

## Chip Information

PROCESS: BICMOS

## Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
| :---: | :---: | :---: |
| 42 TQFN-EP | T423590+1 | $\underline{\mathbf{2 1 - 0 1 8 1}}$ |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Multiplexer Switch ICs category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
NLV74HC4066ADR2G HEF4051BP MC74HC4067ADTG DG508AAK/883B NLV14051BDG 016400E PI3V512QE 7705201EC PI2SSD3212NCE PI3L100QE NLAS3257CMX2TCG PI5A3157BC6EX PI3V512QEX PI3DBS16213ZLEX PI3DBS16415ZHEX PS509LEX MUX36S16IRSNR 74LVC1G3157GM-Q10X TC7W53FK,LF CD4053BM96 MC74HC4053ADWR2G MAX4051AEEE+ PI3L720ZHEX ADG1404YRUZ-REEL7 ADG1208YRZ-REEL7 MAX4704EUB+T ADG1406BRUZ-REEL7 CD4053BPWRG4 ADG658TRUZ-EP 74HC4053D.653 74HCT4052PW. 118 74LVC2G53DP. 125 74HC4052DB. 112 74HC4052PW.112 74HC4053DB. 112 74HC4067DB. 112 74HC4351DB. 112 74HCT4052D. 112 74HCT4052DB. 112 74HCT4351D.112 74LV4051PW.112 FSA1256L8X_F113 PI5V330QE PI5V331QE 5962-8771601EA 5962-87716022A ADG5249FBRUZ ADG1438BRUZ ADG5207BCPZ-RL7 ADW54003-0

