# SAS/SATA Single Lane 2:1/1:2 Multiplexer/ Demultiplexer Plus Redriver with Equalization 

## General Description

The MAX4986 active 2:1/1:2 multiplexer/demultiplexer equalizes and redrives SAS/SATA or SATA-only signals up to 6.0 Gbps and operates from a single +3.3 V supply.
The MAX4986 features independent input equalization and output preemphasis. The MAX4986 enhances signal integrity at the receiver by equalizing the signal at the input and establishing preemphasis at the output of the device. SAS/SATA and SATA-only out-of-band (OOB) signaling is supported using high-speed amplitude detection on the inputs and squelch on the corresponding outputs. Inputs and outputs are internally $50 \Omega$ terminated and must be AC-coupled to the SAS/SATA controller IC and SAS/SATA device.
The MAX4986 is available in a small ( $3.5 \mathrm{~mm} \times 9.0 \mathrm{~mm}$ ), 42-pin TQFN package optimal for simplified layout and space-saving requirements. The MAX4986C is specified over the $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ commercial operating temperature range. The MAX4986E is specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ extended temperature range.

Applications
PC Servers
Workstations
Desktops
Docking Stations

## Features

- Single +3.3V Supply Operation
- Low-Power, 1mA (typ) Standby

Active-High Enable (EN) for Use with Power Good Active-Low Enable (EN) for Cable-Detect Function

- Supports SAS I/II/III $\leq 6.0$ Gbps
- Independent Programmable Input Equalization Two Levels: 0dB, 4dB
- Independent Programmable Output Preemphasis Two Levels: 0dB, 3dB
- Independent Programmable Output Level Selection
- Supports SAS/SATA OOB-Level Signaling Programmable SAS/SATA Threshold
- Cable-Detect Feature for Low Power Consumption
- On-Chip $50 \Omega$ Input/Output Terminations
- Inline Signal Traces for Simplified Layout
- Space-Saving, 3.5mm x 9.0mm TQFN Package with Exposed Pad

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :---: | :--- |
| MAX4986CTO + | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 42 TQFN-EP* |
| MAX4986ETO + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 42 TQFN-EP* |

+Denotes a lead(Pb)-free/RoHS-compliant package.
*EP = Exposed pad.

## SAS/SATA Single Lane 2:1/1:2 Multiplexer/ Demultiplexer Plus Redriver with Equalization

## ABSOLUTE MAXIMUM RATINGS

(Voltages Referenced to GND.)
VCC .
0.3 V to +4.0 V

All Other Pins (Note 1) ........................... -0.3V to (VCC +0.3 V )
Continuous Current IN_P, IN_M, OUT_P, OUT_M ........ $\pm 30 \mathrm{~mA}$
Peak Current IN_P, IN_M, OUT_P, OUT_M for $1 \mu \mathrm{~s} . . . . \pm 100 \mathrm{~mA}$
Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
42-Pin TQFN (derate $34.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) .... 2758 mW
Operating Temperature Range
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Junction Temperature Range $-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Storage Temperature Range $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s)
$+300^{\circ} \mathrm{C}$
Soldering Temperature (reflow)
$+260^{\circ} \mathrm{C}$

Note 1: All I/O pins are clamped by internal diodes.
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{VCC}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{C} C \mathrm{~L}=10 \mathrm{nF}$ coupling capacitor on each input and output, $R \mathrm{R}=50 \Omega$ on each input and output, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (MAX4986C), $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (MAX4986E), unless otherwise noted. Typical values are at $\mathrm{VCC}=+3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC PERFORMANCE |  |  |  |  |  |  |
| Power-Supply Range | VCC |  | 3.0 |  | 3.6 | V |
| Standby Current | ISTBY | $\mathrm{EN}=0$ or $\overline{\mathrm{EN}}=1, \mathrm{VCC}=3.6 \mathrm{~V}$ |  | 2.5 | 4 | mA |
|  |  | $\mathrm{EN}=0$ or $\overline{\mathrm{EN}}=1, \mathrm{VCC}=3.3 \mathrm{~V}$ |  | 1.0 | 2 |  |
| Supply Current | ICC | $\begin{aligned} & \text { OUTPE }=\mathrm{PEA}=\mathrm{PEB}=0, \\ & \mathrm{INEQ}=\mathrm{EQA}=\mathrm{EQB}=0 \end{aligned}$ |  | 145 | 170 | mA |
|  |  | $\begin{aligned} & \text { OUTPE }=\mathrm{PEA}=\mathrm{PEB}=1, \\ & \mathrm{INEQ}=\mathrm{EQA}=\mathrm{EQB}=1 \end{aligned}$ |  | 185 | 230 |  |
| Input Termination, Single-Ended | RRX-SE | DC | 42.5 |  | 57.5 | $\Omega$ |
| Output Termination, SingleEnded | RTX-SE | DC | 42.5 |  | 57.5 | $\Omega$ |

AC PERFORMANCE

| Input Return Loss, Differential (Note 3) | SDD11 | $0.1 \mathrm{GHz}<\mathrm{f} \leq 0.3 \mathrm{GHz}$ |  |  | -10 | dB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $0.3 \mathrm{GHz}<\mathrm{f} \leq 3.0 \mathrm{GHz}$ |  |  | -7.9 |  |
|  |  | $3.0 \mathrm{GHz}<\mathrm{f} \leq 6.0 \mathrm{GHz}$ |  |  | 0 |  |
| Input Return Loss, Common Mode (Note 3) | SCC11 | $0.1 \mathrm{GHz}<\mathrm{f} \leq 0.3 \mathrm{GHz}$ |  |  | -6 | dB |
|  |  | $0.3 \mathrm{GHz}<\mathrm{f} \leq 3.0 \mathrm{GHz}$ |  |  | -5 |  |
|  |  | $3.0 \mathrm{GHz}<\mathrm{f} \leq 6.0 \mathrm{GHz}$ |  |  | 0 |  |
| Output Return Loss, Differential (Note 3) | SDD22 | $0.1 \mathrm{GHz}<\mathrm{f} \leq 0.3 \mathrm{GHz}$ |  |  | -10 | dB |
|  |  | $0.3 \mathrm{GHz}<\mathrm{f} \leq 3.0 \mathrm{GHz}$ |  |  | -7.9 |  |
|  |  | $3.0 \mathrm{GHz}<\mathrm{f} \leq 6.0 \mathrm{GHz}$ |  |  | 0 |  |
| Output Return Loss, Common Mode (Note 3) | SCC22 | $0.1 \mathrm{GHz}<\mathrm{f} \leq 0.3 \mathrm{GHz}$ |  |  | -6 | dB |
|  |  | $0.3 \mathrm{GHz}<\mathrm{f} \leq 3.0 \mathrm{GHz}$ |  |  | -5 |  |
|  |  | $3.0 \mathrm{GHz}<\mathrm{f} \leq 6.0 \mathrm{GHz}$ |  |  | 0 |  |
| Differential Input Voltage | VIN-DIFF | SAS 1.5Gbps, 3Gbps, MODE_ = 0 |  | 275 | 1600 | mVP-P |
|  |  | SAS 6Gbps, MODE_ = 0 |  | 300 | 1600 |  |
|  |  | SATA 1.5Gbps, 3Gbps, 6Gbps, MODE_ = 1 |  | 225 | 1600 |  |
| Input Equalization | EQ | $\mathrm{f}=1.5 \mathrm{GHz}, \mathrm{INEQ}=1$ |  | 4 |  | dB |
| Differential Output Voltage | Vout-DIFF | $\begin{aligned} & \mathrm{f}=0.75 \mathrm{GHz}, 1.5 \mathrm{GHz}, \\ & P E_{-}=0 \end{aligned}$ | OAMP_ = 0 | 700 | 1200 | mVP-P |
|  |  |  | OAMP_ = 1 | 425 | 700 |  |

## SAS/SATA Single Lane 2:1/1:2 Multiplexer/ Demultiplexer Plus Redriver with Equalization

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{C C}=+3.0 \mathrm{~V}\right.$ to $+3.6 \mathrm{~V}, \mathrm{C} C \mathrm{~L}=10 \mathrm{nF}$ coupling capacitor on each input and output, $\mathrm{RL}=50 \Omega$ on each input and output, $\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ (MAX4986C), $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (MAX4986E), unless otherwise noted. Typical values are at $\mathrm{V}_{C C}=+3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Preemphasis | PE | $\mathrm{f}=1.5 \mathrm{GHz}, \mathrm{PE}_{-}=1$, Figure 1 |  | 3 |  |  | dB |
| Propagation Delay | tPD |  |  | 300 |  |  | ps |
| Output Transition Time | tTX-RF | $\mathrm{f}<3.0 \mathrm{GHz}, \mathrm{PE}=0$ (Notes 3, 4) |  | 4060 |  |  | ps |
| Differential Output Skew Same Pair | tSK |  |  | 10 |  |  | ps |
| Deterministic Jitter | tDJ | K28.5 $\pm$ pattern, $\mathrm{PE} \mathrm{E}_{-}=0, \mathrm{EQ}_{-}=0$ (Note 3) |  |  |  | 20 | psp-p |
| Random Jitter | tTX-RJ-DD | D10.2 pattern, $\mathrm{PE}_{-}=0, \mathrm{EQ}_{-}=0$ |  |  | 1 | 1.5 | psRMS |
| OOB Squelch Threshold | VSQ-DIFF | $f=0.75 \mathrm{GHz}$ (Note 3) | MODE_ = 0 | 120 |  | 220 | mVP-P |
|  |  |  | MODE_ $=1$ | 50 |  | 150 |  |
| OOB Squelch Time | toob, SQ | $\mathrm{f}=0.75 \mathrm{GHz}$ (Note 3) |  |  | 5 | 10 | ns |
| OOB Exit Time | toob, EX | $\mathrm{f}=0.75 \mathrm{GHz}$ (Note 3) |  |  | 5 | 10 | ns |
| OOB Differential-Offset Delta | $\triangle$ VOOB, DIFF | Difference between OOB and active-mode output offset |  | -80 |  | 80 | mV |
| OOB Common-Mode Delta | $\Delta \mathrm{V}$ OOB, См | Difference between OOB and active-mode output $V_{C M}$ |  | -50 |  | 50 | mV |
| OOB Output Disable | Voob,out | OOB-disabled output level |  |  |  | 30 | mVP-P |
| CONTROL LOGIC |  |  |  |  |  |  |  |
| Input Logic-High | VIH |  |  | 1.4 |  |  | V |
| Input Logic-Low | VIL |  |  |  |  | 0.6 | V |
| Input Logic Hysteresis | VHYST |  |  |  | 0.1 |  | V |
| Pullup/Pulldown Input Resistor | RuP/DOWN |  |  |  | 330 |  | $\mathrm{k} \Omega$ |

Note 2: MAX4986C devices are $100 \%$ production tested at $T_{A}=+70^{\circ} \mathrm{C}$. MAX4986E devices are $100 \%$ production tested at $T_{A}=$ $+85^{\circ} \mathrm{C}$. Specifications for all temperature limits are guaranteed by design.
Note 3: Guaranteed by design.
Note 4: Rise and fall times are measured using $20 \%$ and $80 \%$ levels.


$$
\text { PE(dB) }=20100\left(\frac{V_{\text {HIGH_P-P }}}{V_{\text {LOW_P }}}\right)
$$

Figure 1. Output Preemphasis

## SAS/SATA Single Lane 2:1/1:2 Multiplexer/ Demultiplexer Plus Redriver with Equalization

Typical Operating Characteristics


$V_{I N}=275 \mathrm{mV}-\mathrm{P}, 1.5 \mathrm{Gbps}, \mathrm{PE}=1, E Q=0$





$\mathrm{V}_{\text {IN }}=275 \mathrm{mV}$ P-P, 6.0Gbps, $\mathrm{PE}=1, E Q=0$

$\mathrm{V}_{\mathrm{IN}}=1600 \mathrm{mVP}-\mathrm{P}, 6.0 \mathrm{Gbps}, \mathrm{PE}=0, \mathrm{EQ}=0$


## SAS/SATA Single Lane 2:1/1:2 Multiplexer/ Demultiplexer Plus Redriver with Equalization

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. )
Typical Operating Characteristics (continued)


VIN $=500 \mathrm{mV}$ P-p WITH 12in FR4 STRIPLINE INPUT, $3.0 \mathrm{Ghps}, \mathrm{PE}=0, \mathrm{EQ}=0$

$\mathrm{V}_{\text {IN }}=500 \mathrm{mV}$ P-P WITH 12in FR4 STRIPLINE INPUT, 3.0Gbps, $\mathrm{PE}=0, E Q=1$


$\mathrm{V}_{\text {IN }}=500 \mathrm{mV}$ P-P WITH 12in FR4 STRIPLINE INPUT, 6.0Gbps, $\mathrm{PE}=0, E Q=0$


## SAS/SATA Single Lane 2:1/1:2 Multiplexer/ Demultiplexer Plus Redriver with Equalization

$\qquad$ Typical Operating Characteristics (continued)
$\left(T_{A}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted.)





# SAS/SATA Single Lane 2:1/1:2 Multiplexer/ Demultiplexer Plus Redriver with Equalization 


*CONNECT EXPOSED PAD TO GND

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| $1,17,22,38$ | VCC | Power-Supply Input. Bypass VCC to GND with 1 $\mu$ F and 0.01 <br> device as possible; recommended for each VCC pin. |
| 2 | OAMPA | OUTAP/OUTAM Output Level Selection. Drive OAMPA high for low output amplitude. Drive OAMPA <br> low or leave unconnected for high output amplitude. See the Electrical Characteristics table. <br> OAMPA is internally pulled down by a 330k $\Omega$ (typ) resistor. |
| 3 | OAMPB | OUTBP/OUTBM Output Level Selection. Drive OAMPB high for low output amplitude. Drive OAMPB <br> low or leave unconnected for high output amplitude. See the Electrical Characteristics table. <br> OAMPB is internally pulled down by a 330k $\Omega$ (typ) resistor. |
| $4,7,11,14$, <br> $23,26,29$, <br> $31,34,37$ | GND | Ground |
| 5 | INP | Channel 1 Noninverting Input |
| 6 | INM | Channel 1 Inverting Input |
| 8 | SEL1 | Channel 1 Active-Output Selection Input. Drive SEL1 low or leave unconnected to activate A <br> outputs. Drive SEL1 high to activate B outputs. SEL1 is internally pulled down by a 330k $\Omega$ (typ) <br> resistor. |
| 9 | SEL2 | Channel 2 Active-Input Selection Input. Drive SEL2 low or leave unconnected to activate A inputs. <br> Drive SEL2 high to activate B inputs. SEL2 is internally pulled down by a 330k $\Omega$ (typ) resistor. |
| 10 | EN | Enable Input. Drive EN low or leave unconnected for reduced power standby mode. Drive EN high <br> for normal operation. See Table 1. EN is internally pulled down by a 330k $\Omega$ (typ) resistor. |
| 12 | OUTP | Channel 2 Noninverting Output <br> 13 |
| OUTM | Channel 2 Inverting Output |  |

## SAS/SATA Single Lane 2:1/1:2 Multiplexer/ Demultiplexer Plus Redriver with Equalization

## Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 15 | MODEA | INAP/INAM OOB-Mode Logic Input. Drive MODEA low or leave unconnected for SAS OOB threshold. Drive MODEA high for SATA OOB threshold. MODEA is internally pulled down by a $330 \mathrm{k} \Omega$ (typ) resistor. |
| 16 | MODEB | INBP/INBM OOB-Mode Logic Input. Drive MODEB low or leave unconnected for SAS OOB threshold. Drive MODEB high for SATA OOB threshold. MODEB is internally pulled down by a $330 \mathrm{k} \Omega$ (typ) resistor. |
| 18 | OAMP | OUTP/OUTM Output Level Selection. Drive OAMP high for low output amplitude. Drive OAMP Iow or leave unconnected for high output amplitude. See the Electrical Characteristics table. OAMP is internally pulled down by a $330 \mathrm{k} \Omega$ (typ) resistor. |
| 19 | OUTPE | OUTP/OUTM Output Preemphasis Logic Input. Drive OUTPE low or leave unconnected for no output preemphasis. Drive OUTPE high for 3dB (typ) output preemphasis. OUTPE is internally pulled down by a $330 \mathrm{k} \Omega$ (typ) resistor. |
| 20 | EQB | INBP/INBM Input Equalization Logic Input. Drive EQB low or leave unconnected for no input equalization. Drive EQB high for 4 dB (typ) input equalization. EQB is internally pulled down by a $330 \mathrm{k} \Omega$ (typ) resistor. |
| 21 | EQA | INAP/INAM Input Equalization Logic Input. Drive EQA low or leave unconnected for no input equalization. Drive EQA high for 4 dB (typ) input equalization. EQA is internally pulled down by a $330 \mathrm{k} \Omega$ (typ) resistor. |
| 24 | INBM | Channel 2 Inverting Input B |
| 25 | INBP | Channel 2 Noninverting Input B |
| 27 | INAM | Channel 2 Inverting Input A |
| 28 | INAP | Channel 2 Noninverting Input A |
| 30 | $\overline{\mathrm{EN}}$ | Active-Low Enable Input. Drive $\overline{\mathrm{EN}}$ high or leave unconnected for reduced power standby mode. Drive $\overline{\mathrm{EN}}$ low for normal operation. See Table $1 . \overline{\mathrm{EN}}$ is internally pulled up by a $330 \mathrm{k} \Omega$ (typ) resistor. |
| 32 | OUTBM | Channel 1 Inverting Output B |
| 33 | OUTBP | Channel 1 Noninverting Output B |
| 35 | OUTAM | Channel 1 Inverting Output A |
| 36 | OUTAP | Channel 1 Noninverting Output A |
| 39 | PEA | OUTAP/OUTAM Output Preemphasis Logic Input. Drive PEA low or leave unconnected for no output preemphasis. Drive PEA high for 3dB (typ) output preemphasis. PEA is internally pulled down by a $330 \mathrm{k} \Omega$ (typ) resistor. |
| 40 | PEB | OUTBP/OUTBM Output Preemphasis Logic Input. Drive PEB low or leave unconnected for no output preemphasis. Drive PEB high for 3dB (typ) output preemphasis. PEB is internally pulled down by a $330 \mathrm{k} \Omega$ (typ) resistor. |
| 41 | INEQ | INP/INM Input Equalization Logic Input. Drive INEQ low or leave unconnected for no input equalization. Drive INEQ high for 4 dB (typ) input equalization. INEQ is internally pulled down by a $330 \mathrm{k} \Omega$ (typ) resistor. |
| 42 | MODE | INP/INM OOB-Mode Logic Input. Drive MODE low or leave unconnected for SAS OOB threshold. Drive MODE high for SATA OOB threshold. MODE is internally pulled down by a $330 \mathrm{k} \Omega$ (typ) resistor. |
| - | EP | Exposed Pad. Internally connected to GND. Connect EP to a large ground plane to maximize thermal performance. |

# SAS/SATA Single Lane 2:1/1:2 Multiplexer/ Demultiplexer Plus Redriver with Equalization 

Functional Diagram


## SAS/SATA Single Lane 2:1/1:2 Multiplexer/ Demultiplexer Plus Redriver with Equalization

## Detailed Description

The MAX4986 is an active 2:1/1:2 multiplexer/demultiplexer designed to equalize and redrive SAS/SATA (Enterprise Class, SATA _X) or SATA-only signals up to 6.0Gbps.

## Input/Output Terminations

Inputs and outputs are internally $50 \Omega$ terminated to $\mathrm{V} C \mathrm{C}$ and must be AC-coupled using low-ESR, X7R, 10nF capacitors to the SAS/SATA controller IC and SAS/SATA device for proper operation.

Enable Inputs (EN, $\overline{\mathbf{E N}}$ )
The MAX4986 features both an active-high enable input (EN) and an active-low enable input (EN). EN has an internal pulldown resistor of $330 \mathrm{k} \Omega$ (typ), and EN has an internal pullup resistor of $330 \mathrm{k} \Omega$ (typ). When EN is driven low or left unconnected, or when EN is driven high or

Table 1. Standby Mode

| EN | $\overline{\text { EN }}$ | STATUS |
| :---: | :---: | :---: |
| 0 | $X$ | Reduced Power Standby |
| $X$ | 1 | Reduced Power Standby |
| 1 | 0 | Active |

$x=$ Don't care.
Table 2. Active Input/Output Select

| SEL1 | SEL2 | ACTIVE OUTPUT | ACTIVE INPUT |
| :---: | :---: | :---: | :---: |
| $X$ | 0 | $X$ | INAP/INAM |
| $X$ | 1 | $X$ | INBP/INBM |
| 0 | $X$ | OUTAP/OUTAM | $X$ |
| 1 | $X$ | OUTBP/OUTBM | $X$ |

$x=$ Don't care.

## Table 3. Output Preemphasis

| OUTPE | PEA | PEB | OUTP/OUTM | OUTAP/OUTAM | OUTBP/OUTBM |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $X$ | $X$ | 0 dB | $X$ | $X$ |
| 1 | $X$ | $X$ | 3 dB | $X$ | $X$ |
| $X$ | 0 | $X$ | $X$ | 0 dB | $X$ |
| $X$ | 1 | $X$ | $X$ | 3 dB | $X$ |
| $X$ | $X$ | 0 | $X$ | $X$ | 0 dB |
| $X$ | $X$ | $X$ | $X$ | 3 dB |  |

[^0]left unconnected, the MAX4986 enters reduced power standby mode and the redrivers are disabled. In standby mode, supply current is reduced to $350 \mu \mathrm{~A}$ (typ). Drive EN high and EN low for normal operation. See Table 1. $\overline{\mathrm{EN}}$ is useful as an automated cable-detect. See the Typical Application Circuits.

## Active Input/Output Select (SEL1, SEL2)

SEL1 selects the active output for channel 1 and SEL2 selects the active input for channel 2. Drive SEL1 or SEL2 low or leave unconnected to activate A inputs or outputs. Drive SEL1 or SEL2 high to activate B inputs or outputs. See Table 2. SEL1 and SEL2 have internal pulldown resistors of $330 \mathrm{k} \Omega$ (typ).

## Programmable Output Preemphasis

(OUTPE, PEA, PEB)
The MAX4986 features independent output preemphasis capable of providing 3 dB preemphasis on each channel. When OUTPE, PEA, or PEB are driven low or left unconnected, the corresponding output has no preemphasis. When OUTPE, PEA, or PEB are driven high, the corresponding output has 3dB preemphasis. See Table 3. OUTPE, PEA, and PEB have internal pulldown resistors of $330 \mathrm{k} \Omega$ (typ). Output preemphasis should be used when driving long traces or cables.

## Programmable Input Equalization

(INEQ, EQA, EQB)
The MAX4986 features independent input equalization capable of providing 4 dB of high-frequency equalization on each channel. When INEQ, EQA, or EQB are driven low or left unconnected, the corresponding input has no equalization. When $\operatorname{INEQ}, \mathrm{EQA}$, or EQB are driven high, the corresponding input has 4 dB equalization. See Table 4. INEQ, EQA, and EQB have internal pulldown resistors of $330 \mathrm{k} \Omega$ (typ). Input equalization should be used for long traces or cables.

# SAS/SATA Single Lane 2:1/1:2 Multiplexer/ Demultiplexer Plus Redriver with Equalization 

Table 4. Input Equalization

| INEQ | EQA | EQB | INP/INM | INAP/INAM | INBP/INBM |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $X$ | $X$ | 0 dB | $X$ | $X$ |
| 1 | $X$ | $X$ | 4 dB | $X$ | $X$ |
| $X$ | 0 | $X$ | $X$ | 0 dB | $X$ |
| $X$ | 1 | $X$ | $X$ | 4 dB | $X$ |
| $X$ | $X$ | 0 | $X$ | $X$ | 0 dB |
| $X$ | 1 | $X$ | $X$ | 4 dB |  |

$X=$ Don't care .
Table 5. OOB Mode Select

| MODE | MODEA | MODEB | INP/INM | INAP/INAM | INBP/INBM |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $X$ | $X$ | SAS | $X$ | $X$ |
| 1 | $X$ | $X$ | SATA | $X$ | $X$ |
| $X$ | 0 | $X$ | $X$ | $S A S$ | $X$ |
| $X$ | 1 | $X$ | $X$ | $S A T A$ | $X$ |
| $X$ | $X$ | 0 | $X$ | $X$ | $S A S$ |

$X=$ Don't care.
Table 6. Output Amplitude Selection

| OAMP | OAMPA | OAMPB | OUTP/OUTM | OUTAP/OUTAM | OUTBP/OUTBM |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $X$ | $X$ | HIGH $^{*}$ | $X$ | $X$ |
| 1 | $X$ | $X$ | LOW $^{*}$ | $X$ | $X$ |
| $X$ | 0 | $X$ | $X$ | $\mathrm{HIGH}^{\star}$ | $X$ |
| $X$ | 1 | $X$ | $X$ | LOW |  |
| $X$ | $X$ | 0 | $X$ | $X$ | $\mathrm{HIGH}^{*}$ |
| $X$ | $X$ |  | $X$ | $\mathrm{LOW}^{*}$ |  |

$X=$ Don't care.
*See the Electrical Characteristics table.

SAS/SATA Mode Inputs (MODE, MODEA, MODEB)
The MAX4986 supports both SAS and SATA OOB levels. When MODE, MODEA, or MODEB are driven low or left unconnected, the corresponding input's OOB threshold is $120 \mathrm{mVp}-\mathrm{P}$ (min) (SAS mode). When MODE, MODEA, or MODEB are driven high, the corresponding input's OOB threshold is $50 \mathrm{mVP}-\mathrm{P}$ (min) (SATA mode). Signals below the OOB threshold are squelched to prevent unwanted noise from being redriven at the output. See Table 5. MODE, MODEA, and MODEB have internal pulldown resistors of $330 \mathrm{k} \Omega$ (typ).

## Output Amplitude Selection Inputs (OAMP, OAMPA, OAMPB)

The MAX4986 features independent output amplitude selection. When OAMP, OAMPA, or OAMPB are driven high, the corresponding output amplitude is low. When OAMP, OAMPA, or OAMPB are driven low or left unconnected, the corresponding output amplitude is high. See Table 6. OAMP, OAMPA, and OAMPB have internal pulldown resistors of $330 \mathrm{k} \Omega$ (typ).

## SAS/SATA Single Lane 2:1/1:2 Multiplexer/ Demultiplexer Plus Redriver with Equalization



NOTE: SINGLE HOST WITH TWO SAS DRIVES AND CABLE-DETECT.

## Applications Information

## Layout

Circuit board layout and design can significantly affect the performance of the MAX4986. Use good, high-frequency design techniques, including minimizing ground inductance and using controlled impedance transmission lines on data signals. It is recommended to place $1 \mu \mathrm{~F}$ and $0.01 \mu \mathrm{~F}$ power-supply bypass capacitors in parallel as close to $V_{C C}$ as possible for each $V_{C C}$ pin. Always connect VCC to a power plane.

## Exposed-Pad Package

The exposed-pad, 42-pin TQFN package incorporates features that provide a very low-thermal resistance path for heat removal from the IC. The exposed pad on the MAX4986 must be soldered to the circuit board ground plane for proper thermal performance. For more information on exposed-pad packages, refer to Maxim Application Note 862: HFAN-08.1: Thermal Considerations of QFN and Other Exposed-Paddle Packages.

## SAS/SATA Single Lane 2:1/1:2 Multiplexer/ Demultiplexer Plus Redriver with Equalization

Power-Supply Sequencing
Caution: Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to the device.
Proper power-supply sequencing is recommended for all devices. Always apply GND then VCC before applying signals, especially if the signal is not current-limited.

## Chip Information

## Package Information

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE <br> NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 42 TQFN-EP | $T 423590+1$ | $\underline{21-0181}$ | $\underline{90-0078}$ |

# SAS/SATA Single Lane 2:1/1:2 Multiplexer/ Demultiplexer Plus Redriver with Equalization 

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $1 / 10$ | Initial release | - |
| 1 | $7 / 12$ | Added MAX4986ETO+ to data sheet | $1,2,3$ |

[^1]14 $\qquad$

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Multiplexer Switch ICs category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
NLV74HC4066ADR2G HEF4051BP MC74HC4067ADTG DG508AAK/883B NLV14051BDG 016400E PI3V512QE 7705201EC PI2SSD3212NCE PI3L100QE NLAS3257CMX2TCG PI5A3157BC6EX PI3V512QEX PI3DBS16213ZLEX PI3DBS16415ZHEX PS509LEX MUX36S16IRSNR 74LVC1G3157GM-Q10X TC7W53FK,LF CD4053BM96 MC74HC4053ADWR2G MAX4051AEEE+ PI3L720ZHEX ADG1404YRUZ-REEL7 ADG1208YRZ-REEL7 MAX4704EUB+T ADG1406BRUZ-REEL7 CD4053BPWRG4 ADG658TRUZ-EP 74HC4053D.653 74HCT4052PW. 118 74LVC2G53DP. 125 74HC4052DB. 112 74HC4052PW.112 74HC4053DB. 112 74HC4067DB. 112 74HC4351DB. 112 74HCT4052D. 112 74HCT4052DB. 112 74HCT4351D.112 74LV4051PW.112 FSA1256L8X_F113 PI5V330QE PI5V331QE 5962-8771601EA 5962-87716022A ADG5249FBRUZ ADG1438BRUZ ADG5207BCPZ-RL7 ADW54003-0


[^0]:    $X=$ Don't care.

[^1]:    Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

