# Push-Pull FET Driver with Integrated Oscillator and Programmable Clock Output 

## General Description

The MAX5077 is a +4.5 V to +15 V push-pull, current-fed topology driver subsystem with an integrated oscillator used in telecom module power supplies. The device drives two MOSFETs connected to a center-tapped transformer primary providing secondary-side, isolated, negative or positive voltages. The MAX5077 features a programmable accurate integrated oscillator with a synchronizing clock output to synchronize an external PWM regulator. A single external resistor programs the internal oscillator frequency from 50 kHz to 1.5 MHz .
The MAX5077 incorporates dual MOSFET drivers with $\pm 3$ A peak drive currents and $50 \%$ duty cycle. The MOSFET drivers generate complementary signals to drive external ground-referenced n-channel MOSFETs.
The MAX5077 clock output frequency is programmable by logic inputs to set the clock output to $1 \mathrm{x}, 2 \mathrm{x}$, or 4 x the MOSFET's driver frequency.
The MAX5077 is available in a 14-pin exposed pad TSSOP package and is specified over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating temperature range.

## Applications

Current-Fed Power Supplies
Power-Supply Building Subsystems
Push-Pull Driver Subsystems

Features

## - Dedicated Current-Fed, Push-Pull Driver Subsystem

- Oscillator Frequency Programmable from 50kHz to 1.5 MHz
- Single +4.5 V to +15 V Supply Voltage Range
- $\pm 3 \mathrm{~A}$ Peak Gate-Drive Current
- 1mA Operating Current at 250kHz with No Capacitive Load
- Selectable Synchronizing Clock Frequency for a Preceding PWM Stage
- Thermally Enhanced 14-Pin TSSOP
$-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Operating Temperature Range

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE | PKG <br> CODE |
| :---: | :---: | :---: | :---: |
| MAX5077AUD | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 14 TSSOP-EP* | U14E-3 |

*EP = Exposed paddle.

Pin Configuration appears at end of data sheet.

Typical Operating Circuit


## Push-Pull FET Driver with Integrated Oscillator and Programmable Clock Output

## ABSOLUTE MAXIMUM RATINGS



Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) 14-Pin TSSOP (derate $20.8 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ).... .1667 mW Operating Temperature Range ......................... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Maximum Junction Temperature ..................................... $+150^{\circ} \mathrm{C}$ Storage Temperature Range ............................. $60^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Lead Temperature (soldering, 10s) ................................. $+300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{C C}=+12 \mathrm{~V}, \mathrm{SEL} 1=\mathrm{VCC}, \mathrm{SEL2}=\mathrm{DGND}\right.$, RRT $=124 \mathrm{k} \Omega$, NDRV1 $=\mathrm{NDRV2}=$ open, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY |  |  |  |  |  |  |  |
| Input Voltage Supply Range | VCC |  |  | 4.5 |  | 15.0 | V |
| Static Supply Current | ICCST | SEL2 = SEL1 = DGND, drivers not switching |  |  | 150 | 320 | $\mu \mathrm{A}$ |
| Switching Supply Current | Iccsw | SEL2 $=$ DGND, SEL1 $=$ VCC, fosc $=250 \mathrm{kHz}$ |  |  | 1 | 3 | mA |
| Undervoltage Lockout | VUVLO | $\mathrm{V}_{C C}$ rising |  | 3 | 3.5 | 4 | V |
| UVLO Hysteresis |  |  |  |  | 300 |  | mV |
| OSCILLATOR |  |  |  |  |  |  |  |
| Frequency Range | fosc | (Note 2) |  | 50 |  | 1500 | kHz |
| Accuracy |  | fosc $=250 \mathrm{kHz}, 6 \mathrm{~V} \leq \mathrm{VCC} \leq 15 \mathrm{~V}$ (Note 3) |  | -8 |  | +10 | \% |
| Oscillator Jitter |  |  |  |  | $\pm 0.6$ |  | \% |
| CLK Output High Voltage |  | $I C L K=1 \mathrm{~mA}$ | $7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 15 \mathrm{~V}$ | 3.9 |  | 5.0 | V |
|  |  |  | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{CC}} \leq 7 \mathrm{~V}$ | 3.35 |  | 5.0 |  |
| CLK Output Low Voltage |  | ICLK $=-1 \mathrm{~mA}$ |  |  |  | 50 | mV |
| CLK Output Rise Time |  | CCLK $=30 \mathrm{pF}$ |  |  | 35 |  | ns |
| CLK Output Fall Time |  | CCLK $=30 \mathrm{pF}$ |  |  | 10 |  | ns |
| GATE DRIVERS (NDRV1, NDRV2) |  |  |  |  |  |  |  |
| Output High Voltage | VOH | ${ }^{\prime}{ }_{\text {NDRV1 }}={ }^{\prime}{ }_{\text {NDRV2 }}=100 \mathrm{~mA}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}- \\ 0.3 \end{gathered}$ |  |  | V |
| Output Low Voltage | VOL | INDRV1 $=\mathrm{I}_{\text {NDRV2 }}=-100 \mathrm{~mA}$ |  |  |  | 0.3 | V |
| Output Peak Current | Ip | Sourcing and sinking |  |  | 3 |  | A |
| Driver Output Impedance |  | NDRV_ sourcing 100mA |  |  | 1.8 | 3 | $\Omega$ |
|  |  | NDRV_ sinking 100mA |  |  | 1.6 | 2.6 |  |
| Latchup Current Protection |  | Reverse current at NDRV1/NDRV2 |  |  | 400 |  | mA |
| Rise Time | tR | CLOAD $=2 n F$ |  |  | 10 |  | ns |
| Fall Time | $\mathrm{tF}_{\mathrm{F}}$ | CLOAD $=2 \mathrm{nF}$ |  |  | 10 |  | ns |

## Push-Pull FET Driver with Integrated Oscillator and Programmable Clock Output

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{C C}=+12 \mathrm{~V}, \mathrm{SEL} 1=\mathrm{V}_{\mathrm{CC}}\right.$, SEL2 $=\mathrm{DGND}, \mathrm{R}_{R T}=124 \mathrm{k} \Omega$, NDRV1 $=$ NDRV2 $=$ open, $\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SEL_ INPUTS |  |  |  |  |  |  |
| Input Current |  | $0 \mathrm{~V} \leq \mathrm{V}_{\text {SEL_ }} \leq \mathrm{V}_{\text {CC }}$ |  |  | 1 | $\mu \mathrm{A}$ |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 3 | 2.5 |  | V |
| Input Low Voltage | VIL |  |  | 2 | 1.5 | V |

Note 1: The MAX5077 is $100 \%$ tested at $T_{A}=T_{J}=+125^{\circ} \mathrm{C}$. All limits over temperature are guaranteed by design
Note 2: Use the following formula to calculate the MAX5077 oscillator frequency: fOSC $=10^{12} /\left(32 \times R_{R T}\right)$.
Note 3: The accuracy of the oscillator's frequency is lower at frequencies greater than 1 MHz .
$\left(V_{C C}=+12 \mathrm{~V}\right.$, SEL1 $=\mathrm{V}_{\mathrm{CC}}$, SEL2 $=\mathrm{DGND}$, RRT $=124 \mathrm{k} \Omega$, NDRV1 $=$ NDRV2 $=$ open, CLK $=$ open. $)$


## Push-Pull FET Driver with Integrated Oscillator and Programmable Clock Output

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=+12 \mathrm{~V}, \mathrm{SEL} 1=\mathrm{V} C \mathrm{C}, \mathrm{SEL2}=\mathrm{DGND}\right.$, RRT $=124 \mathrm{k} \Omega$, NDRV1 $=$ NDRV2 $=$ open, CLK $=$ open. $)$


# Push-Pull FET Driver with Integrated Oscillator and Programmable Clock Output 

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1,8 | N.C. | No Connection. Must be left unconnected. |
| 2 | SEL1 | CLK Frequency Ratio Select Input. Use SEL1 and SEL2 to set fCLK to fNDRV_ frequency ratio (see Table 1). |
| 3 | CLK | Synchronizing Clock Output. Clock output with a $\pm 10 \mathrm{~mA}$ peak current drive that can be used to synchronize <br> an external PWM regulator. CLK/NDRV_ frequency has a 1x, 2x, or 4x ratio (see the Synchronizing Clock <br> Output section). |
| 4,14 | I.C. | Connect to ground. Internal function. |
| 5 | RT | Oscillator Timing Resistor Connection. Bypass RT with a series of a 4.7k $\Omega$ resistor and a 1nF capacitor to <br> AGND. Connect a resistor from RT to AGND to set the internal oscillator frequency. |
| 6 | AGND | Analog Ground. Connect AGND to ground plane. |
| 7 | DGND | Digital Ground. Connect DGND to ground plane. |
| 9 | PGND | Power Ground. Connect to ground plane. |
| 10 | NDRV1 | Gate Driver 1. Connect NDRV1 to the gate of an external n-channel FET. |
| 11 | NDRV2 | Gate Driver 2. Connect NDRV2 to the gate of an external n-channel FET. |
| 12 | VCC | Power-Supply Input. Bypass VCc to PGND with 0.1 1 FFII1 $\mu$ F ceramic capacitors. |
| 13 | SEL2 | CLK Frequency Divisor Input. Use SEL1 and SEL2 to set fcLK to fNDRV_ frequency ratio (see Table 1). |
| EP | EP | Exposed Pad. Internally connected to DGND. Connect exposed pad to ground plane. |



Figure 1. MAX5077 Functional Diagram

# Push-Pull FET Driver with Integrated Oscillator and Programmable Clock Output 

## Detailed Description

The MAX5077 is a +4.5 V to +15 V push-pull, current-fed topology driver subsystem with an integrated oscillator for use in 48 V module power supplies.
The MAX5077 features a programmable accurate integrated oscillator with a synchronizing clock output that can be used to synchronize an external PWM stage. A single external resistor programs the internal oscillator frequency from 50 kHz to 1.5 MHz .
The MAX5077 incorporates dual MOSFET drivers with $\pm 3$ A peak drive currents and a $50 \%$ duty cycle. The MOSFET drivers generate complementary signals to drive external ground-referenced n -channel MOSFETs.
The MAX5077 CLK output frequency is programmable through logic inputs that set the fCLk:NDRV_ ratio to 1 x , $2 x$, or $4 x$.

Internal Oscillator
An external resistor at RT programs the MAX5077's internal oscillator frequency from 50 kHz to 1.5 MHz . The MAX5077 NDRV1 and NDRV2 switching frequencies are one-half or one-fourth the programmed oscillator frequency with a nominal $50 \%$ duty cycle.
Use the following formula to calculate the internal oscillator frequency:

$$
\mathrm{f}_{\mathrm{OSC}}=\frac{10^{12}}{32 \times \mathrm{R}_{\mathrm{RT}}}
$$

where fosc is the oscillator frequency and RRT is a resistor connected from RT to AGND in ohms.
Place a series combination of a $4.7 \mathrm{k} \Omega$ resistor and a 1 nF capacitor from RT to AGND for stability and to filter out noise.
When the fCLk:fNDRV_ratio is set to 4, the NDRV1 and NDRV2 switching frequency is limited to one-fourth fosc. When operating the MAX5077 with the fCLk:fndrv_ratios set to 1 or 2 (see the Synchronizing Clock Output section), the NDRV1 and NDRV2 switching frequency is set to one-half fosc.

## Synchronizing Clock Output

The MAX5077 provides a buffered clock output that can be used to synchronize the oscillator input of a PWM controller. CLK is powered from an internal 5 V regulator and sources/sinks up to 10 mA . Two logic inputs (SEL2, SEL1) select CLK output frequency to 1 x , 2 x , or 4 x with respect to NDRV1 and NDRV2 switching frequency (see Table 1 and Figure 2). Drive SEL2 and SEL1 low to disable NDRV1, NDRV2, and CLK outputs. There is a typical 30ns delay from CLK to NDRV_ output.

Table 1. CLK Output Frequency Selection

| SEL2 | SEL1 | fcLK | fNRDV $_{-}$ | fcLk to fNDRV <br> RATIO |
| :--- | :---: | :---: | :---: | :---: |
| Low | Low | NDRV1, NDRV2, and CLK disabled |  |  |
| Low | High | fosc / 2 | fosc / 2 | 1 |
| High | Low | fosc | fosc $/ 2$ | 2 |
| High | High | fosc | fosc $/ 4$ | 4 |



Figure 2. MAX5077 CLK Timing Diagram

# Push-Pull FET Driver with Integrated Oscillator and Programmable Clock Output 

## Applications Information

## Supply Bypassing

Pay careful attention to bypassing and grounding the MAX5077. Peak supply and output currents may exceed 3A when driving large MOSFETs. Ground shifts due to insufficient device grounding may also disturb other circuits sharing the same ground-return path. Any series inductance in the VCC, NDRV1, NDRV2, and/or GND paths can cause noise due to the very high di/dt when switching the MAX5077 with any capacitive load. Place one or more $0.1 \mu \mathrm{~F}$ ceramic capacitors in parallel as close to the device as possible to bypass VCc to PGND. Use a ground plane to minimize ground-return resistance and inductance. Place the external MOSFETs as close as possible to the MAX5077 to further minimize board inductance and AC path impedance.

Power Dissipation
Power dissipation of the MAX5077 is a function of the sum of the quiescent current and the output current (either capacitive or resistive load). Maintain the sum of the currents so the maximum power dissipation limit is not exceeded. The power dissipation (PDISS) due to the quiescent switching supply current (ICCSW) can be calculated as:

$$
\text { PDISS }=\mathrm{V}_{\mathrm{CC}} \times \mathrm{ICCSW}
$$

For capacitive loads, use the following equation to estimate the power dissipation:

$$
\text { PLOAD }=2 \times \mathrm{CLOAD}^{2} \times \mathrm{VCC}^{2} \times \mathrm{f}^{\mathrm{f}} \mathrm{NRV} \mathrm{~V}_{-}
$$

where CLOAD is the capacitive load at NDRV1 and NDRV2, VCC is the supply voltage, and fNDRV_ is the MAX5077 NDRV_ switching frequency.
Calculate the total power dissipation ( PT ) as follows:

$$
\mathrm{PT}=\mathrm{PDISS}+\mathrm{PLOAD}
$$

## Layout Recommendations

The MAX5077 drivers source and sink large currents that can create very fast rise and fall edges at the gate of the switching MOSFETs. The high di/dt can cause unacceptable ringing if the trace lengths and impedances are not well controlled. Use the following PC board layout guidelines when designing with the MAX5077:

- Place one or more $0.1 \mu \mathrm{~F}$ decoupling ceramic capacitors from VCC to PGND as close to the device as possible. Connect VCC and all ground pins to large copper areas. Place one bulk capacitor of $10 \mu \mathrm{~F}$ on the PC board with a low-impedance path to the VCC input and PGND of the MAX5077.
- Two AC current loops form between the device and the gates of the driven MOSFETs. The MOSFET looks like a large capacitance from gate to source when the gate pulls low. The current loop is from the MOSFET gate to NDRV1/NDRV2 of the MAX5077, to PGND, and to the source of the MOSFETs. When the gate of the MOSFET is pulled high, the current is from the VCC terminal of the decoupling capacitor, to VCC of the MAX5077, to NDRV1/NDRV2, to the MOSFET gate and source. Both charging current and discharging current loops are important. Minimize the physical distance and the impedance in these AC current paths.
- Keep the device as close to the MOSFET as possible.


# Push-Pull FET Driver with Integrated Oscillator and Programmable Clock Output 

Pin Configuration

TRANSISTOR COUNT: 1335<br>PROCESS: BiCMOS

## Push-Pull FET Driver with Integrated Oscillator and Programmable Clock Output

Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)


Pages changed at Rev 1: 1, 2, 5, 6, 9

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Gate Drivers category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
89076GBEST 00053P0231 $56956 \underline{57.404 .7355 .5} \underline{\text { LT4936 } 57.904 .0755 .05882900001 \text { 00600P0005 00-9050-LRPP 00-9090-RDPP }}$ 5951900000 01-1003W-10/32-15 0131700000 00-2240 LTP70N06 LVP640 5J0-1000LG-SIL LY1D-2-5S-AC120 LY2-US-AC240 LY3-UA-DC24 00576P0020 00600P0010 LZN4-UA-DC12 LZNQ2M-US-DC5 LZNQ2-US-DC12 LZP40N10 00-8196-RDPP 00-8274-RDPP 00-8275-RDNP 00-8722-RDPP 00-8728-WHPP 00-8869-RDPP 00-9051-RDPP 00-9091-LRPP 00-9291-RDPP 02071000000207400000 $01312 \underline{0134220000} \underline{60713816}$ M15730061 61161-90 61278-0020 6131-204-23149P 6131-205-17149P 6131-209-15149P 6131-218-17149P 6131-220-21149P 6131-260-2358P 6131-265-11149P

