# Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs 

## General Description

The MAX509/MAX510 are quad, serial-input, 8-bit volt-age-output digital-to-analog converters (DACs). They operate with a single +5 V supply or dual $\pm 5 \mathrm{~V}$ supplies. Internal, precision buffers swing rail-to-rail. The reference input range includes both supply rails.
The MAX509 has four separate reference inputs, allowing each DAC's full-scale range to be set independently. $20-$ pin DIP, SSOP, and SO packages are available. The MAX510 is identical to the MAX509 except it has two reference inputs, each shared by two DACs. The MAX510 is housed in space-saving 16 -pin DIP and SO packages.
The serial interface is double-buffered: A 12-bit input shift register is followed by four 8-bit buffer registers and four 8 -bit DAC registers. A 12-bit serial word is used to load data into each register. Both input and DAC registers can be updated independently or simultaneously with single software commands. Two additional asynchronous control pins provide simultaneous updating ( $\overline{\mathrm{LDAC}}$ ) or clearing ( $\overline{\mathrm{CLR} \text { ) of input and DAC registers. }}$
The interface is compatible with MICROWIRETM and SPI/QSPITM. All digital inputs and outputs are TTL/CMOS compatible. A buffered data output provides for readback or daisy-chaining of serial devices.

Functional Diagrams


- Single +5 V or Dual $\pm 5 \mathrm{~V}$ Supply Operation
- Output Buffer Amplifiers Swing Rail-to-Rail
- Reference Input Range Includes Both Supply Rails
- Calibrated Offset, Gain, and Linearity (1LSB TUE)
- 10MHz Serial Interface, Compatible with SPI, QSPI (CPOL $=$ CPHA $=0$ ) and MICROWIRE
- Double-Buffered Registers for Synchronous Updating
- Serial Data Output for Daisy-Chaining
- Power-On Reset Clears Serial Interface and Sets All Registers to Zero

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE | TUE <br> (LSB) |
| :--- | :---: | :--- | :---: |
| MAX509ACPP + | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 PDIP | $\pm 1$ |
| MAX509BCPP + | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 PDIP | $\pm 1.5$ |
| MAX509ACWP + | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 Wide SO | $\pm 1$ |
| MAX509BCWP + | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 Wide SO | $\pm 1.5$ |
| MAX509ACAP + | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 SSOP | $\pm 1$ |

Ordering Information continued on last page.
**Contact factory for availability and processing to MIL-STD-883. +Denotes a lead(Pb)-free/RoHS-compliant package.

Pin Configurations


MICROWIRE is a trademark of National Semiconductor Corp. SPI and QSPI are trademarks of Motorola.

# Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs 

## ABSOLUTE MAXIMUM RATINGS

| VDD to DGND | $3 \mathrm{~V},+6 \mathrm{~V}$ |
| :---: | :---: |
| VDD to AGND | -0.3V, +6V |
| VSS to DGND | -6V, +0.3 V |
| VSS to AGND | -6V, +0.3V |
| $V_{D D}$ to $V_{S S}$ | 0.3V, +12V |
| Digital Input V | (DD + 0.3V) |
| REF | DD + 0.3V) |
| OUT | VDD, VSS |
| Maximum Cur | . 50 mA |
| Continuous Pow |  |
| 16-Pin Plasti | )...842mW |
| 16-Pin Wide | ......762mW |
| 16-Pin CERD | ......800mW |



Note: The outputs may be shorted to $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{SS}}$, or AGND if the package power dissipation is not exceeded. Typical short-circuit current to $A G N D$ is 50 mA . Do not bias AGND more than +1 V above DGND , or more than 2.5 V below DGND.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$ to $-5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=4 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC ACCURACY |  |  |  |  |  |  |  |
| Resolution |  |  |  | 8 |  |  | Bits |
| Total Unadjusted Error | TUE | $\begin{aligned} & \text { VREF }=+4 V \\ & V_{S S}=0 V \text { or }-5 V \pm 10 \% \end{aligned}$ | MAX5__A |  |  | $\pm 1$ | LSB |
|  |  |  | MAX5__B |  |  | $\pm 1.5$ |  |
|  |  | $\begin{aligned} & \mathrm{VREF}=-4 \mathrm{~V}, \\ & \mathrm{~V} S S=-5 \mathrm{~V} \pm 10 \% \end{aligned}$ | MAX5__A |  |  | $\pm 1$ |  |
|  |  |  | MAX5__B |  |  | $\pm 1.5$ |  |
| Differential Nonlinearity | DNL | Guaranteed monotonic |  |  |  | $\pm 1$ | LSB |
| Zero-Code Error | ZCE | $\begin{aligned} & \text { Code }=00 \text { hex } \\ & V_{S S}=0 \mathrm{~V} \end{aligned}$ | MAX5__C |  |  | 14 | mV |
|  |  |  | MAX5__E |  |  | 16 |  |
|  |  |  | MAX5__M |  |  | 20 |  |
|  |  | $\begin{aligned} & \text { Code }=00 \text { hex, } \\ & V_{S S}=-5 V \pm 10 \% \end{aligned}$ | MAX5__C |  |  | $\pm 14$ |  |
|  |  |  | MAX5__E |  |  | $\pm 16$ |  |
|  |  |  | MAX5__M |  |  | $\pm 20$ |  |
| Zero-Code-Error Supply Rejection |  | $\begin{aligned} & \text { Code }=00 \text { hex, } V_{D D}=5 \mathrm{~V} \pm 10 \%, \\ & \text { VSS }=0 \mathrm{~V} \text { or }-5 \mathrm{~V} \pm 10 \% \end{aligned}$ |  |  | 1 | 2 | mV |
| Zero-Code <br> Temperature Coefficient |  | Code $=00$ hex |  |  | $\pm 10$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Full-Scale Error |  | Code = FF hex |  |  |  | $\pm 14$ | mV |
| Full-Scale-Error Supply Rejection |  | $\begin{aligned} & \text { Code }=\text { FF hex, } \\ & \text { VDD }=+5 \mathrm{~V} \pm 10 \%, \\ & \text { VSS }=0 \mathrm{~V} \text { or }-5 \mathrm{~V} \pm 10 \% \end{aligned}$ | MAX5__C |  | 1 | 4 | mV |
|  |  |  | MAX5__E |  | 1 | 8 |  |
|  |  |  | MAX5__M |  | 1 | 12 |  |
| Full-Scale-Error Temperature Coefficient |  | Code = FF hex |  |  | $\pm 10$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |

## Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$ to $-5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=4 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.)


## Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{D D}=+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{SS}}=0 \mathrm{~V}\right.$ to $-5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=4 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=100 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| POWER SUPPLIES |  |  |  |  |  |  |  |
| Positive Supply Voltage | VDD | For specified performance |  | 4.5 |  | 5.5 | V |
| Negative Supply Voltage | VSS | For specified performance |  | -5.5 |  | 0 | V |
| Positive Supply Current | IDD | Outputs unloaded, all digital inputs $=0 \mathrm{~V}$ or $\mathrm{V}_{\mathrm{DD}}$ | MAX5__C/E |  | 5 | 10 | mA |
|  |  |  | MAX5_ M |  | 5 | 12 |  |
| Negative Supply Current | ISS | $\mathrm{V}_{S S}=-5 \mathrm{~V} \pm 10 \%$, outputs unloaded, all digital inputs = OV or VDD | MAX5_ C/E |  | 5 | 10 | mA |
|  |  |  | MAX5__M |  | 5 | 12 |  |

Note 1: Input resistance is code dependent. The lowest input resistance occurs at code $=55$ hex.
Note 2: Input capacitance is code dependent. The highest input capacitance occurs at code $=00$ hex.
 code of all other DACs to 00 hex.
Note 4: $\operatorname{VREF}=4 V_{p-p}, 10 k H z$. DAC code $=00$ hex
Note 5: Guaranteed by design.
Note 6: Output settling time is measured by taking the code from 00 hex to FF hex, and from FF hex to 00 hex.

## TIMING CHARACTERISTICS

$\left(V_{D D}=+5 \mathrm{~V} \pm 10 \%, V_{S S}=0 \mathrm{~V}\right.$ to $-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{REF}}=4 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0 \mathrm{~V}, \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted..$)$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | tLDW | MAX5__C/E | 40 | 20 |  | ns |
|  |  | MAX5__M | 50 | 25 |  |  |
| $\overline{\mathrm{CS}}$ Rise to $\overline{\text { LDAC }}$ Fall Setup Time | tCLL | (Notes 7, 8) | 0 |  |  | ns |
| $\overline{\mathrm{CLR}}$ Pulse Width Low | tcLw | MAX5__C/E | 40 | 20 |  | ns |
|  |  | MAX5_ _M | 50 | 25 |  |  |
| SERIAL INTERFACE TIMING |  |  |  |  |  |  |
| $\overline{\mathrm{CS}}$ Fall to SCLK Setup Time | tcss | MAX5__C/E | 40 |  |  | ns |
|  |  | MAX5_ _M | 50 |  |  |  |
| SCLK Fall to $\overline{\mathrm{CS}}$ Rise Hold Time | tCSH2 |  | 0 |  |  | ns |
| SCLK Rise to $\overline{\mathrm{CS}}$ Rise Hold Time | tCSH1 | (Note 9) | 40 |  |  | ns |
| SCLK Fall to $\overline{\mathrm{CS}}$ Fall Hold Time | tCSHO | (Note 7) | 0 |  |  | ns |
| DIN to SCLK Rise Setup Time | tDS | MAX5__C/E | 40 |  |  | ns |
|  |  | MAX5__M | 50 |  |  |  |
| DIN to SCLK Rise Hold Time | tDH |  | 0 |  |  | ns |
| SCLK Clock Frequency | fCLK | MAX5__C/E |  | 20 | 12.5 | MHz |
|  |  | MAX5__M |  | 20 | 10 |  |
| SCLK Pulse Width High | tch | MAX5__C/E | 40 |  |  | ns |
|  |  | MAX5_ _M | 50 |  |  |  |
| SCLK Pulse Width Low | tcL | MAX5__C/E | 40 |  |  | ns |
|  |  | MAX5__M | 50 |  |  |  |
| SCLK to DOUT Valid | tDo | MAX5_ _C/E | 10 |  | 100 | ns |
|  |  | MAX5__M | 10 |  | 100 |  |

Note 7: Guaranteed by design.
Note 8: If $\overline{\mathrm{LDAC}}$ is activated prior to $\overline{\mathrm{CS}}$ 's rising edge, it must stay low for tldw or longer after $\overline{\mathrm{CS}}$ goes high.
Note 9: Minimum delay from 12th clock cycle to $\overline{\mathrm{CS}}$ rise.

# Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs 

Typical Operating Characteristics
( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Quad, Serial 8-DACs with Rail-to-Rail Outputs

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)
Typical Operating Characteristics (continued)


REFERENCE FEEDTHROUGH AT 40kHz

$\mathrm{A}=\mathrm{REFA}, 10 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$
$\mathrm{B}=0 \mathrm{UTA}, 100 \mu \mathrm{~V} / \mathrm{div}$, UNLOADED
TIMEBASE $=10 \mu \mathrm{~s} / \mathrm{div}$
$V_{D D}=+5 \mathrm{~V}, V_{S S}=-5 \mathrm{~V}$
CODE $=$ ALL Os

REFERENCE FEEDTHROUGH AT $\mathbf{4 0 0 H z}$

$\mathrm{A}=\mathrm{REFA}, 10 \mathrm{~V}_{\mathrm{p}-\mathrm{p}}$
$\mathrm{B}=$ OUTA, $50 \mu \mathrm{~V} / \mathrm{div}$, UNLOADED
TIMEBASE $=1 \mathrm{~ms} / \mathrm{div}$

# Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs 

( $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


NEGATIVE SETTLING TIME
(VSS = AGND)


A = DIGITAL INPUT, 5V/div
B = OUT_ , 2V/div
TIMEBASE $=1 \mu \mathrm{~s} / \mathrm{div}$
$V_{D D}=+5 \mathrm{~V}$
$R E F_{-}=+4 \mathrm{~V}$
ALL BITS ON TO ALL BITS OFF
$R_{L}=10 \mathrm{k} \Omega, C_{L}=100 \mathrm{pF}$

Typical Operating Characteristics (continued)


A = DIGITAL INPUT, 5V/div
B = OUT_ , 2V/div
TIMEBASE $=1 \mu \mathrm{~s} / \mathrm{div}$
$V_{D D}=+5 \mathrm{~V}$
REF_=+4V
ALL BITS OFF TO ALL BITS ON
$R_{L}=10 \mathrm{k} \Omega, C_{L}=100 \mathrm{pF}$
OLSXVW/60SXVW

NEGATIVE SETTLING TIME
( $\mathrm{V}_{\text {SS }}=-5 \mathrm{~V}$ )


A = DIGITAL INPUT, 5V/div
B = OUT_ , 2V/div
TIMEBASE $=1 \mu \mathrm{~s} / \mathrm{div}$
$V_{D D}=+5 \mathrm{~V}$
$\mathrm{REF}_{-}=+4 \mathrm{~V}$
ALL BITS ON TO ALL BITS OFF
$R_{L}=10 \mathrm{k} \Omega, C_{L}=100 \mathrm{pF}$

## Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs

Pin Description

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| MAX509 | MAX510 |  |  |
| 1 | 1 | OUTB | DAC B Voltage Output |
| 2 | 2 | OUTA | DAC A Voltage Output |
| 3 | 3 | VSS | Negative Power Supply, OV to $-5 \mathrm{~V} \pm 10 \%$. Connect to AGND for single-supply operation. |
| 4 | - | REFB | Reference Voltage Input for DAC B |
| - | 4 | REFAB | Reference Voltage Input for DACs $A$ and $B$ |
| 5 | - | REFA | Reference Voltage Input for DAC A |
| 6 | 5 | AGND | Analog Ground |
| 7, 14 | - | N.C. | Not Internally Connected |
| 8 | 6 | DGND | Digital Ground |
| 9 | 7 | $\overline{\text { LDAC }}$ | Load DAC Input (active low). Driving this asynchronous input low (level sensitive) transfers the contents of each input latch to its respective DAC latch. |
| 10 | 8 | DOUT | Serial Data Output. Can sink and source current. Data at DOUT is adjustable to be clocked out on rising or falling edge of SCLK. |
| 11 | 9 | $\overline{C L R}$ | Clear DAC input (active low). Driving $\overline{C L R}$ low causes an asynchronous clear of input and DAC registers and sets all DAC outputs to zero. |
| 12 | 10 | DIN | Serial Data Input. TTL/CMOS-compatible input. Data is clocked into DIN on the rising edge of SCLK. $\overline{\mathrm{CS}}$ must be low for data to be clocked in. |
| 13 | 11 | SCLK | Serial Clock Input. Data is clocked in on the rising edge and clocked out on either the rising (default) or the falling edge. |
| 15 | 12 | $\overline{\mathrm{CS}}$ | Chip-Select Input (active low). Data is shifted in and out when $\overline{\mathrm{CS}}$ is low. Programming commands are executed when $\overline{\mathrm{CS}}$ rises. |
| 16 | - | REFD | Reference Voltage Input for DAC D |
| - | 13 | REFCD | Reference Voltage Input for DACs C and D |
| 17 | - | REFC | Reference Voltage Input for DAC C |
| 18 | 14 | VDD | Positive Power Supply, $+5 \mathrm{~V} \pm 10 \%$ |
| 19 | 15 | OUTD | DAC D Output Voltage |
| 20 | 16 | OUTC | DAC C Output Voltage |

# Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs 

## Detailed Description

## Serial Interface

At power-on, the serial interface and all DACs are cleared and set to code zero. The serial data output (DOUT) is set to transition on SCLK's rising edge.
The MAX509/MAX510 communicate with microprocessors through a synchronous, full-duplex, 3-wire interface (Figure 1). Data is sent MSB first and can be transmitted in one 4-bit and one 8-bit (byte) packet or in one 12-bit word. If a 16-bit control word is used, the first four bits are ignored. A 4-wire interface adds a line for $\overline{\mathrm{LDAC}}$ and allows asynchronous updating. The serial clock (SCLK) synchronizes the data transfer. Data is transmitted and received simultaneously.
Figure 2 shows a detailed serial interface timing. Please note that the clock should be low if it is stopped
between updates. DOUT does not go into a highimpedance state if the clock or $\overline{\mathrm{CS}}$ is high.
Serial data is clocked into the data registers in MSBfirst format, with the address and configuration information preceding the actual DAC data. Data is clocked in on SCLK's rising edge while $\overline{\mathrm{CS}}$ is low. Data at DOUT is clocked out 12 clock cycles later, either at SCLK's rising edge (default or mode 1) or falling edge (mode 0).
Chip select $(\overline{\mathrm{CS}})$ must be low to enable the DAC. If $\overline{\mathrm{CS}}$ is high, the interface is disabled and DOUT remains unchanged. $\overline{\mathrm{CS}}$ must go low at least 40 ns before the first rising edge of the clock pulse to properly clock in the first bit. With $\overline{\mathrm{CS}}$ low, data is clocked into the MAX509/MAX510's internal shift register on the rising edge of the external serial clock. SCLK can be driven at rates up to 12.5 MHz .


Figure 1. MAX509/MAX510 3-Wire Interface Timing

## Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs


Figure 2. Detailed Serial Interface Timing (Mode 0 Shown)
Table 1. Serial-Interface Programming Commands

| 12-Bit Serial Word |  |  |  |  | LDAC | Function |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A1 | A0 | C1 | C0 | D7........ D D |  |  |
| 0 | 0 | 0 | 1 | 8-Bit DAC Data | 1 | Load DAC A input register, DAC output unchanged. |
| 0 | 1 | 0 | 1 | 8-Bit DAC Data | 1 | Load DAC B input register, DAC output unchanged. |
| 1 | 0 | 0 | 1 | 8-Bit DAC Data | 1 | Load DAC C input register, DAC output unchanged. |
| 1 | 1 | 0 | 1 | 8-Bit DAC Data | 1 | Load DAC D input register, DAC output unchanged. |
| 0 | 0 | 1 | 1 | 8-Bit DAC Data | 1 | Load input and DAC register A. |
| 0 | 1 | 1 | 1 | 8-Bit DAC Data | 1 | Load input and DAC register B. |
| 1 | 0 | 1 | 1 | 8-Bit DAC Data | 1 | Load input and DAC register C. |
| 1 | 1 | 1 | 1 | 8-Bit DAC Data | 1 | Load input and DAC register D. |
| X | 0 | 0 | 0 | 8-Bit DAC Data | X | Update all DACs from shift register. |
| X | 1 | 0 | 0 | XXXXXXXX | X | No Operation (NOP), shifts data in shift register. |
| 0 | X | 1 | 0 | X XXXXXXX | X | " $\overline{\text { LDAC" }}$ Command, all DACs updated from respective input registers. |
| 1 | 1 | 1 | 0 |  | X | Mode 1, DOUT clocked out on rising edge of SCLK (default). All DACs updated from respective input registers. |
| 1 | 0 | 1 | 0 | X X X X X X X | X | Mode 0, DOUT clocked out on falling edge of SCLK. All DACs updated from input registers. |

# Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs 

## Serial Input Data Format and Control Codes

The 12-bit serial input format shown in Figure 3 comprises two DAC address bits (A1, A0), two control bits (C1, C0) and eight bits of data (D0...D7).
The 4-bit address/control code configures the DAC as shown in Table 1.


Figure 3. Serial Input Format

Load Input Register, DAC Registers Unchanged (Single Update Operation)

| A1 | A0 | C1 | C0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address |  | 01 |  | 8-Bit Data |  |  |  |  |  |  |  |

( $\overline{\text { LDAC }}=\mathrm{H}$ )
When performing a single update operation, A1 and A0 select the respective input register. At the rising edge of $\overline{C S}$, the selected input register is loaded with the current shift-register data. All DAC outputs remain unchanged. This preloads individual data in the input register without changing the DAC outputs.

Load Input and DAC Registers

| A1 A0 | C1 | C0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Address | 1 | 1 | 8-Bit Data |  |  |  |  |  |  |  |

( $\overline{\text { LDAC }}=\mathrm{H}$ )
This command directly loads the selected DAC register at $\overline{C S}$ 's rising edge. A1 and A0 set the DAC address. Current shift-register data is placed in the selected input and DAC registers.
For example, to load all four DAC registers simultaneously with individual settings (DAC $A=1 \mathrm{~V}, \mathrm{DAC} B=2 \mathrm{~V}$, DAC $C=3 V$ and $D A C D=4 V$ ), five commands are required. First, perform four single input register update operations. Next, perform an "LDAC" command as a fifth command. All DACs will be updated from their respective input registers at the rising edge of $\overline{\mathrm{CS}}$.

Update All DACs from Shift Registers

| A1 | A0 | C1 | C0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| x | 0 | 0 | 0 | 8-Bit DAC Data |  |  |  |  |  |  |  |

( $\overline{\text { LDAC }}=x$ )
All four DAC registers are updated with shift-register data. This command allows all DACs to be set to any analog value within the reference range. This command can be used to substitute $\overline{C L R}$ if code 00 hex is programmed, which clears all DACs.

No Operation (NOP)

| A1 | A0 | C1 | C0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| x | 1 | 0 | 0 | x | x | x | x | x | x | x | x |

( $\overline{\text { LDAC }}=x$ )
The NOP command (no operation) allows data to be shifted through the MAX509/MAX510 shift register without affecting the input or DAC registers. This is useful in daisy chaining (also see the Daisy-Chaining Devices section). For this command, the data bits are "Don't Cares." As an example, three MAX509/MAX510s are daisy-chained (A, B and C), and DAC A and DAC C need to be updated. The 36-bit-wide command would consist of one 12-bit word for device C, followed by an NOP instruction for device $B$ and a third 12-bit word with data for device A. At $\overline{\mathrm{CS}}$ 's rising edge, only device B is not updated.
"LDAC" Command (Software)

| A1 | A0 | C1 | C0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | x | 1 | 0 | x | x | x | x | x | x | x | x |

( $\overline{\text { LDAC }}=x$ )
All DAC registers are updated with the contents of their respective input registers at $\overline{\mathrm{CS}}$ 's rising edge. With the exception of using $\overline{\mathrm{CS}}$ to execute, this performs the same function as the asynchronous $\overline{\text { LDAC }}$.

Set DOUT Phase - SCLK Rising (Mode 1, Default)

| A1 | A0 | C1 | C0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | x | x | x | x | x | x | x | x |

( $\overline{\text { LDAC }}=x$ )
Mode 1 resets the serial output DOUT to transition at SCLK's rising edge. This is the MAX509/MAX510's default setting after the supply voltage has been applied.
The command also loads all DAC registers with the contents of their respective input registers, and is identical to the "LDAC" command.

# Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs 

| A1 | A0 | C1 | C0 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 0 | x | x | x | x | x | x | x | x |

( $\overline{\text { LDAC }}=x$ )
This command resets DOUT to transition at SCLK's falling edge. Once this command is issued, the phase of DOUT is latched and will not change except on power-up or if the specific command is issued that sets the phase to rising edge.
The same command also updates all DAC registers with the contents of their respective input registers, identical to the "LDAC" command.

## LDAC Operation (Hardware)

$\overline{\text { LDAC }}$ is typically used in 4 -wire interfaces (Figure 7). LDAC allows asynchronous hardware control of the DAC outputs and is level-sensitive. With $\overline{\text { LDAC }}$ low, the DAC registers are transparent and any time an input register is updated, the DAC output immediately follows.

## Clear DACs with $\overline{C L R}$

Strobing the $\overline{C L R}$ pin low causes an asynchronous clear of input and DAC registers and sets all DAC outputs to zero. Similar to the $\overline{\text { LDAC }}$ pin, $\overline{\text { CLR }}$ can be invoked at any time, typically when the device is not selected $(\overline{C S}=H)$. When the DAC data is all zeros, this function is equivalent to the "Update all DACs from Shift Registers" command.

Digital Inputs and Outputs
Digital inputs and outputs are compatible with both $T \mathrm{~L}$ and 5 V CMOS logic. The power-supply current ( $\mathrm{I}_{\mathrm{DD}}$ ) depends on the input logic levels. Using CMOS logic to drive $\overline{\mathrm{CS}}$, SCLK, DIN, $\overline{C L R}$ and LDAC turns off the internal level translators and minimizes supply currents.

## Serial Data Output

DOUT is the output of the internal shift register. DOUT can be programmed to clock out data on SCLK's falling edge (mode 0 ) or rising edge (mode 1). In mode 0 , output data lags the input data by 12.5 clock cycles, maintaining compatibility with Microwire, SPI, and QSPI. In mode 1, output data lags the input by 12 clock cycles. On power-up, DOUT defaults to mode 1 timing. DOUT never three-states; it always actively drives either high or low and remains unchanged when $\overline{\mathrm{CS}}$ is high.

## Interfacing to the Microprocessor

 The MAX509/MAX510 are Microwire, SPI, and QSPI compatible. For SPI and QSPI, clear the CPOL and CPHA configuration bits (CPOL $=\mathrm{CPHA}=0$ ). The SPI/QSPI CPOL = CPHA $=1$ configuration can also be used if the DOUT output is ignored.

Figure 4. Connections for MICROWIRE


THE DOUT-MISO CONNECTION IS NOT REQUIRED FOR WRITING TO THE maX509/MAX510, BUT MAY BE USED FOR READ-BACK PURPOSES.

Figure 5. Connections for SPI
The MAX509/MAX510 can interface with Intel's 80C5X/80C3X family in mode 0 if the SCLK clock polarity is inverted. More universally, if a serial port is not available, three lines from one of the parallel ports can be used for bit manipulation.
Digital feedthrough at the voltage outputs is greatly minimized by operating the serial clock only to update the registers. Also see the Clock Feedthrough photo in the Typical Operating Characteristics section. The clock idle state is low.

## Daisy-Chaining Devices

Any number of MAX509/MAX510s can be daisy-chained by connecting the DOUT pin of one device to the DIN pin of the following device in the chain. The NOP instruction (Table 1) allows data to be passed from DIN to DOUT without changing the input or DAC registers of the passing device. A threewire interface updates daisy-chained or individual MAX509/MAX510s simultaneously by bringing $\overline{\mathrm{CS}}$ high.

## Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs



Figure 6. Daisy-chained or individual MAX509/MAX510s are simultaneously updated by bringing $\overline{C S}$ high. Only three wires are required.


Figure 7. Multiple MAX509/MAX510 DACs sharing one DIN line. Simultaneously update by strobing $\overline{\text { LDAC, or specifically update by }}$ enabling individual $\overline{C S}$.

## Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs



Figure 8. DAC Simplified Circuit Diagram
If multiple devices share a common DIN line, Figure 7's configuration provides simultaneous update by strobing $\overline{\mathrm{LDAC}}$ low. $\overline{\mathrm{CS} 1}, \overline{\mathrm{CS} 2}, \overline{\mathrm{CS3}} \ldots$ are driven separately, thus controlling which data are written to devices $1,2,3 \ldots$...

## Analog Section <br> DAC Operation

The MAX509/MAX510 contain four matched voltageoutput DACs. The DACs are inverted R-2R ladder networks that convert 8-bit digital words into equivalent analog output voltages in proportion to the applied reference voltages. Each DAC in the MAX509 has a separate reference input, while the two reference inputs in the MAX510 each share a pair of DACs. The two reference inputs permit different full-scale output voltage ranges for each pair of DACs. A simplified diagram of one of the four DACs is shown in Figure 8.

## Reference Input

The MAX509/MAX510 can be used for multiplying applications. The reference accepts both DC and AC signals. The voltage at each REF input sets the fullscale output voltage for its respective DAC(s). If the reference voltage is positive, both the MAX509 and MAX510 can be operated from a single supply. If dual supplies are used, the reference input can vary from VSS to VDD, but is always referred to AGND. The input impedance at REF is code dependent, with the lowest value (16k $\Omega$ for the MAX509 and $8 k \Omega$ for the MAX510) occurring when the input code is 55 hex or 01010101. The maximum value, practically infinity, occurs when the input code is 00 hex. Since the REF input impedance is code dependent, the DAC's reference sources must have a low output impedance (no more than $32 \Omega$ for the MAX509 and $16 \Omega$ for the MAX510) to maintain output linearity. The REF input capacitance is also code
dependent: 15pF typical for the MAX509 and 30pF typical for the MAX510.
The output voltage for any DAC can be represented by a digitally programmable voltage source as:

$$
\text { VOUT }=(\mathrm{NB} \times \mathrm{VREF}) / 256
$$

where NB is the numerical value of the DAC's binary input code.

## Output Buffer Amplifiers

All MAX509/MAX510 voltage outputs are internally buffered by precision unity-gain followers that slew at up to $1 \mathrm{~V} / \mu \mathrm{s}$. The outputs can swing from VSS to VDD. With a OV to +4 V (or +4 V to OV ) output transition, the amplifier outputs will settle to 1/2LSB in typically $6 \mu s$ when loaded with $10 \mathrm{k} \Omega$ in parallel with 100 pF .
The buffer amplifiers are stable with any combination of resistive loads $\geq 2 k \Omega$ and capacitive loads $\leq 300 \mathrm{pF}$.

## Applications Information

## Power Supply and Reference Operating Ranges

The MAX509/MAX510 are fully specified to operate with $V_{D D}=5 \mathrm{~V} \pm 10 \%$ and $V_{S S}=0 \mathrm{~V}$ to -5.5 V . 8-bit performance is guaranteed for both single- and dual-supply operation. The zero-code output error is less than 14 mV when operating from a single +5 V supply.
The DACs work well with reference voltages from VSS to $\mathrm{V}_{\mathrm{DD}}$. The reference voltage is referred to AGND.
The preferred power-up sequence is to apply VSS and then VDD, but bringing up both supplies at the same time is also acceptable. In either case, the voltage applied to REF should not exceed VDD during powerup or at any other time. If proper power sequencing is not possible, connect an external Schottky diode between VSS and AGND to ensure compliance with the Absolute Maximum Ratings. Do not apply signals to the digital inputs before the device is fully powered up.

## Power-Supply Bypassing and Ground Management

In single-supply operation (AGND $=\mathrm{DGND}=\mathrm{VSS}=$ OV), AGND, DGND and VSS should be connected together in a "star" ground at the chip. This ground should then return to the highest quality ground available. Bypass VDD with a $0.1 \mu \mathrm{~F}$ capacitor, located as close to VDD and DGND as possible. In dual-supply operation, bypass VSS to AGND with $0.1 \mu \mathrm{~F}$.
Careful PC board layout minimizes crosstalk among DAC outputs, reference inputs, and digital inputs. Figures 9 and 10 show suggested circuit board layouts to minimize crosstalk.

## Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs



Figure 9. Suggested MAX509 PC Board Layout for Minimizing Crosstalk (Bottom View)

## Unipolar-Output, 2-Quadrant Multiplication

In unipolar operation, the output voltages and the reference input(s) are the same polarity. Figures 11 and 12 show the MAX509/MAX510 unipolar configurations. Both devices can be operated from a single supply if the reference inputs are positive. If dual supplies are used, the reference input can vary from VSS to VDD. Table 2 shows the unipolar code.

Table 2. Unipolar Code Table

| DAC CONTENTS |  | ANALOG <br> OUTPUT |
| :---: | :---: | :---: |
| MSB | LSB |  |
| 1111 | 1111 | $+V_{\text {REF }}\left(\frac{129}{256}\right)$ |
| 1000 | 0001 | $+V_{\text {REF }}\left(\frac{128}{256}\right)=+\frac{V_{\text {REF }}}{2}$ |
| 1000 | 0000 | $+V_{\text {REF }}\left(\frac{127}{256}\right)$ |
| 0111 | 0001 | $+V_{\text {REF }}\left(\frac{1}{256}\right)$ |
| 0000 | 0000 | $0 V$ |



Figure 10. Suggested MAX510 PC Board Layout for Minimizing Crosstalk (Bottom View)

## Bipolar-Output, 2-Quadrant Multiplication

Bipolar-output, 2-quadrant multiplication is achieved by offsetting AGND positively or negatively. Table 3 shows the bipolar code.
AGND can be biased above DGND to provide an arbitrary nonzero output voltage for a 0 input code, as shown in Figure 13. The output voltage at OUTA is:

$$
\text { VOUTA }=\mathrm{V}_{\mathrm{BIAS}}+(\mathrm{NB} / 256)(\mathrm{VIN})
$$

Table 3. Bipolar Code Table

| DAC CONTENTS |  | ANALOG <br> OUTPUT |
| :---: | :---: | :---: |
| MSB | LSB |  |
| 1111 | 1111 | $+V_{\text {REF }}\left(\frac{1}{128}\right)$ |
| 1000 | 0001 | $0 V$ |
| 1000 | 0000 | $-V_{\text {REF }}\left(\frac{1}{128}\right)$ |
| 0111 | 1111 | $-V_{\text {REF }}\left(\frac{127}{128}\right)$ |
| 0000 | 0001 | $-V_{\text {REF }}\left(\frac{128}{128}\right)=-V_{\text {REF }}$ |
| 0000 | 0000 |  |

Note: $1 \mathrm{LSB}=\left(\mathrm{V}_{\mathrm{REF}}\right)\left(2^{-8}\right)=+\mathrm{V}_{\mathrm{REF}}\left(\frac{1}{256}\right)$

## Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs



Figure 11. MAX509 Unipolar Output Circuit


Figure 12. MAX510 Unipolar Output Circuit


Figure 13. MAX509/MAX510 AGND Bias Circuits (Positive Offset)
where NB represents the digital input word. Since AGND is common to all four DACs, all outputs will be offset by $\mathrm{V}_{\text {BIAS }}$ in the same manner. Do not bias AGND more than +1 V above DGND, or more than 2.5 V below DGND.
Figures 14 and 15 illustrate the generation of negative offsets with bipolar outputs. In these circuits, AGND is biased negatively (up to -2.5 V with respect to DGND) to provide an arbitrary negative output voltage for a 0 input code. The output voltage at OUTA is:

OUTA $=-(\mathrm{R} 2 / \mathrm{R} 1)(2.5 \mathrm{~V})+(\mathrm{NB} / 256)(2.5 \mathrm{~V})(\mathrm{R} 2 / \mathrm{R} 1+1)$
where NB represents the digital input word. Since AGND is common to all four DACs, all outputs will be offset by $\mathrm{V}_{\text {BIAS }}$ in the same manner. Table 3, with $V_{\text {REF }}=2.5 \mathrm{~V}$, shows the digital code vs. output voltage for Figure 14 and 15's circuits with R1 = R2. The ICL7612 op amp is chosen because its common-mode range extends to both supply rails.

## Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs



Figure 14. MAX509 AGND Bias Circuit (Negative Offset)

## 4-Quadrant Multiplication

Each DAC output may be configured for 4-quadrant multiplication using Figure 16 and 17's circuit. One op amp and two resistors are required per channel. With $R 1=R 2$ :

$$
\text { Vout }=\text { V REF }[2(\mathrm{NB} / 256)-1]
$$

where NB represents the digital word in DAC register A.
The recommended value for resistors R1 and R2 is $330 \mathrm{k} \Omega( \pm 0.1 \%)$. Table 3 shows the digital code vs. output voltage for Figure 16 and 17's circuit.

## Quad, Serial 8-Bit DACs <br> with Rail-to-Rail Outputs



Figure 15. MAX510 AGND Bias Circuit (Negative Offset)


Figure 16. MAX509 Bipolar Output Circuit

## Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs



Figure 17. MAX510 Bipolar Output Circuit

Functional Diagrams (continued)


Pin Configurations (continued)


## Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs

_Ordering Information (continued)

| PART | TEMP RANGE | PIN-PACKAGE | TUE <br> (LSB) |
| :--- | :--- | :--- | :---: |
| MAX509BCAP + | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 SSOP | $\pm 1.5$ |
| MAX509AEPP + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 PDIP | $\pm 1$ |
| MAX509BEPP + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 PDIP | $\pm 1.5$ |
| MAX509AEWP + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 Wide SO | $\pm 1$ |
| MAX509BEWP + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 Wide SO | $\pm 1.5$ |
| MAX509AEAP+ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 SSOP | $\pm 1$ |
| MAX509BEAP + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 SSOP | $\pm 1.5$ |
| MAX509AMJP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20 CERDIP** | $\pm 1$ |
| MAX509BMJP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20 CERDIP** | $\pm 1.5$ |
| MAX510ACPE + | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 PDIP | $\pm 1$ |
| MAX510BCPE + | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 PDIP | $\pm 1.5$ |
| MAX510ACWE + | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Wide SO | $\pm 1$ |
| MAX510BCWE + | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Wide SO | $\pm 1.5$ |
| MAX510AEPE + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 PDIP | $\pm 1$ |
| MAX510BEPE + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 PDIP | $\pm 1.5$ |
| MAX510AEWE + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Wide SO | $\pm 1$ |
| MAX510BEWE + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Wide SO | $\pm 1.5$ |
| MAX510AMJE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 CERDIP** | $\pm 1$ |
| MAX510BMJE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 CERDIP** | $\pm 1.5$ |

${ }^{* *}$ Contact factory for availability and processing to MIL-STD-883.
+Denotes a lead(Pb)-free/RoHS-compliant package.

Package Information
For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE <br> NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 20 PDIP | P20+3 | $\underline{\mathbf{2 1 - 0 0 4 3}}$ | - |
| 20 Wide SO | $\mathrm{W} 20+3$ | $\underline{\underline{\mathbf{2 1 - 0 0 4 2}}}$ | $\underline{\mathbf{9 0 - 0 1 0 8}}$ |
| 20 SSOP | $\mathrm{A} 20 \mathrm{~A}+1$ | $\underline{\mathbf{2 1 - 0 0 5 6}}$ | $\underline{\mathbf{9 0 - 0 0 9 4}}$ |
| 20 CERDIP | $\mathrm{J} 20-2$ | $\underline{\mathbf{2 1 - 0 0 4 5}}$ | - |
| 16 PDIP | $\mathrm{P} 16+2$ | $\underline{\mathbf{2 1 - 0 0 4 3}}$ | - |
| 16 Wide SO | $\mathrm{W} 16+3$ | $\underline{\mathbf{2 1 - 0 0 4 2}}$ | $\underline{\mathbf{9 0 - 0 1 0 7}}$ |
| 16 CERDIP | $\mathrm{J} 16-3$ | $\underline{\mathbf{2 1 - 0 0 4 5}}$ | - |

# Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs 

## Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 3 | $12 / 10$ | Updated Ordering Information, added soldering temperature to Absolute <br> Maximum Ratings, updated Figure 17 and Functional Diagrams | $1,2,19,20$ |

## Quad, Serial 8-Bit DACs with Rail-to-Rail Outputs

_Ordering Information (continued)

| PART | TEMP RANGE | PIN-PACKAGE | TUE <br> (LSB) |
| :--- | :--- | :--- | :---: |
| MAX509BCAP + | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 20 SSOP | $\pm 1.5$ |
| MAX509AEPP + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 PDIP | $\pm 1$ |
| MAX509BEPP + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 PDIP | $\pm 1.5$ |
| MAX509AEWP + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 Wide SO | $\pm 1$ |
| MAX509BEWP + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 Wide SO | $\pm 1.5$ |
| MAX509AEAP+ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 SSOP | $\pm 1$ |
| MAX509BEAP + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 20 SSOP | $\pm 1.5$ |
| MAX509AMJP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20 CERDIP** | $\pm 1$ |
| MAX509BMJP | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 20 CERDIP** | $\pm 1.5$ |
| MAX510ACPE + | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 PDIP | $\pm 1$ |
| MAX510BCPE + | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 PDIP | $\pm 1.5$ |
| MAX510ACWE + | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Wide SO | $\pm 1$ |
| MAX510BCWE + | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | 16 Wide SO | $\pm 1.5$ |
| MAX510AEPE + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 PDIP | $\pm 1$ |
| MAX510BEPE + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 PDIP | $\pm 1.5$ |
| MAX510AEWE + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Wide SO | $\pm 1$ |
| MAX510BEWE + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Wide SO | $\pm 1.5$ |
| MAX510AMJE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 CERDIP** | $\pm 1$ |
| MAX510BMJE | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 CERDIP** | $\pm 1.5$ |

${ }^{* *}$ Contact factory for availability and processing to MIL-STD-883.
+Denotes a lead(Pb)-free/RoHS-compliant package.

Package Information
For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE <br> NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 20 PDIP | P20+3 | $\underline{\mathbf{2 1 - 0 0 4 3}}$ | - |
| 20 Wide SO | $\mathrm{W} 20+3$ | $\underline{\underline{\mathbf{2 1 - 0 0 4 2}}}$ | $\underline{\mathbf{9 0 - 0 1 0 8}}$ |
| 20 SSOP | $\mathrm{A} 20 \mathrm{~A}+1$ | $\underline{\mathbf{2 1 - 0 0 5 6}}$ | $\underline{\mathbf{9 0 - 0 0 9 4}}$ |
| 20 CERDIP | $\mathrm{J} 20-2$ | $\underline{\mathbf{2 1 - 0 0 4 5}}$ | - |
| 16 PDIP | $\mathrm{P} 16+2$ | $\underline{\mathbf{2 1 - 0 0 4 3}}$ | - |
| 16 Wide SO | $\mathrm{W} 16+3$ | $\underline{\mathbf{2 1 - 0 0 4 2}}$ | $\underline{\mathbf{9 0 - 0 1 0 7}}$ |
| 16 CERDIP | $\mathrm{J} 16-3$ | $\underline{\mathbf{2 1 - 0 0 4 5}}$ | - |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Digital to Analog Converters - DAC category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
5962-8871903MYA 5962-8876601LA AD5311BRMZ-REEL7 AD664AJ AD7534JPZ TCC-103A-RT 057536E 5962-89657023A 702423BB TCC-202A-RT AD664BE TCC-303A-RT TCC-206A-RT AD5770RBCBZ-RL7 DAC8229FSZ-REEL AD5673RBCPZ-2 MCP48FVB24-20E/ST MCP48FVB28-E/MQ MCP48FEB18-20E/ST MCP48FEB18-E/MQ MCP48FEB24-E/MQ MCP48FEB28T-20E/ST MCP47FVB04T-E/MQ MCP48FEB28T-E/MQ MCP48FVB28T-20E/ST MCP47FVB28T-20E/ST MCP47FEB24T-E/MQ MCP48FVB18T20E/ST MCP47FEB14T-E/MQ MCP47FEB08T-E/MQ MCP48FVB08T-20E/ST MCP47FEB04T-E/MQ MCP47FVB04T-20E/ST AD7524JRZ-REEL LTC1664CGN LTC1664IGN LTC7545ACSW MCP47DA1T-A1E/OT MCP4921-E/MC UC3910D DAC39J84IAAV $\underline{\text { DAC8218SPAG DAC8562TDGSR MAX551ACUB+ MAX545BCPD+ MAX531BCPD+ DAC7641YB/250 DAC7611PB DAC0800LCM }}$ TLV5638CDR

