

# 14-/16-Bit, Low-Power, Buffered Output, Rail-to-Rail DACs with I<sup>2</sup>C Interface

## **General Description**

**Features** 

The MAX5215/MAX5217 are pin-compatible 14-bit and 16-bit digital-to-analog converters (DACs). The MAX5215/MAX5217 are single-channel, low-powered, buffered voltage-output DACs. The devices use a precision external reference applied through the high resistance input for rail-to-rail operation and low system power consumption. The MAX5215/MAX5217 accept a wide 2.7V to 5.5V supply voltage range. Power consumption is extremely low to accommodate most low-power and low-voltage applications.

The MAX5215/MAX5217 have an I<sup>2</sup>C-compatible, 2-wire serial interface that operates at clock rates up to 400kHz. On power-up, the MAX5215/MAX5217 reset the DAC output to zero, providing additional safety for applications that drive valves or other transducers that need to be off on power-up. The DAC output is buffered resulting in a low supply current of 80µA (max) and a low offset error of ±0.25mV. An asynchronous active-low input,  $\overline{AUX}$ , is provided. This input can be programmed to support clear or load DAC operations, independent of the serial interface. The MAX5215/MAX5217 are available in an ultra-small (3mm x 5mm), 8-pin µMAX® package and are specified over the -40°C to +105°C extended industrial temperature range.

### **Applications**

Remote Sensing
Portable Instrumentation
Communication Systems
Automatic Tuning
Gain and Offset
Adjustment
Power Amplifier Control


Automatic Test Equipment Process Control and Servo Loops Data Acquisition Programmable Voltage and Current Sources

- ♦ Low-Power Consumption (80µA, max)
- ♦ 18µs Settling Time
- ♦ 16-/14-Bit Resolution in a 3mm x 5mm, 8-Pin µMAX Package
- **♦ Relative Accuracy** 
  - $\diamond$  ±0.4 LSB INL (MAX5215, 14 Bit) typ, 1 LSB (max)
- **♦** Guaranteed Monotonic Over All Operating Range
- ♦ Low Gain and Offset Error
- ♦ Wide 2.7V to 5.5V Supply Range
- ♦ Rail-to-Rail Buffered Output Operation
- ♦ Safe Power-Up-Reset to Zero DAC Output
- ♦ I2C-Compatible 400kHz Serial Interface
- ♦ User-Programmable AUX Input Functions
  - ♦ CLR, Clear to 0, Midscale, or Full Scale
- 256kΩ Reference Input Resistance for Low-Power Operation
- ♦ Buffered Voltage Output Directly Drives 10kΩ Loads
- ♦ Output Power-Down Terminated with 1kΩ or 100kΩ to Ground or Left High Impedance

Ordering Information appears at end of data sheet.

μΜΑΧ is a registered trademark of Maxim Integrated Products, Inc.

## Functional Block Diagram



For related parts and recommended products to use with this part, refer to: www.maximintegrated.com/MAX5215.related

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maximintegrated.com.

# 14-/16-Bit, Low-Power, Buffered Output, Rail-to-Rail DACs with I<sup>2</sup>C Interface

### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to GND0.3V to +6V	Maximum Current into Any Input or Output ±50mA
ADDR, REF, OUT,	Operating Temperature Range40°C to +105°C
$\overline{AUX}$ to GND0.3V to the lower of (V <sub>DD</sub> + 0.3V) and +6V	Storage Temperature Range65°C to +150°C
SCL, SDA, to GND0.3V to +6V	Lead Temperature (soldering, 10s)+300°C
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ ) $\mu$ MAX (derate at 4.8mW/ $^{\circ}C$ above 70 $^{\circ}C$ )387mW	Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## PACKAGE THERMAL CHARACTERISTICS (Note 1)

иMAX

Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ ).......206°C/W Junction-to-Case Thermal Resistance ( $\theta_{JC}$ ).......42°C/W

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maximintegrated.com/thermal-tutorial">www.maximintegrated.com/thermal-tutorial</a>.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD}=2.7V\ to\ 5.5V,\ V_{REF}=2.5V\ to\ V_{DD},\ C_L=60pF,\ R_L=10k\Omega,\ T_A=-40^{\circ}C\ to\ 105^{\circ}C,\ unless otherwise\ noted.$  Typical values are at  $T_A=+25^{\circ}C.)(Note\ 2)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
STATIC ACCURACY (Note 3)						
Resolution	N	MAX5215	14			Dito
Resolution	IN	MAX5217/MAX5217B	16			Bits
		MAX5215 (14 bit) (Note 4)	-1	±0.4	+1	
Integral Nonlinearity	INL	MAX5217 (16 bit) (Note 4)	-4	±1.2	+4	LSB
		MAX5217B (16 bit) (Note 4)	-8	± 3	+8	
Differential Nonlinearity	DNL	MAX5215 (14 bit) (Note 4)	-1	±0.1	+1	LSB
Differential Northinearity	DINL	MAX5217/5217B (16 bit) (Note 4)	-1	±0.25	+1	LSD
Offset Error	OE	MAX5215/5217 (Note 5)	-1.25	±0.25	+1.25	mV
Oliset Elloi	OE	MAX5217B (Note 5)	-3	±0.5	-3	IIIV
Offset-Error Drift				±1.6		μV/°C
Cain Freez	GE	MAX5215/5217 (Note 5)	-0.06	-0.04	0	%FS
Gain Error	GE	MAX5217B (Note 5)	-0.10	-0.04	0	%F3
Gain Temperature Coefficient				±2		ppm FS/ °C
REFERENCE INPUT						
Reference-Input Voltage Range	V <sub>REF</sub>		2		$V_{DD}$	V
Reference-Input Impedance	R <sub>REF</sub>		200	256	'	kΩ
DAC OUTPUT						
		No load	0		$V_{DD}$	
Output Voltage Range (Note 6)		10k $\Omega$ load to GND	0		V <sub>DD</sub> - 0.2	V
		$10$ k $\Omega$ load to V <sub>DD</sub>	0.2		$V_{DD}$	
DC Output Impedance				0.1		Ω

# 14-/16-Bit, Low-Power, Buffered Output, Rail-to-Rail DACs with I<sup>2</sup>C Interface

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD}=2.7V \text{ to } 5.5V, V_{REF}=2.5V \text{ to } V_{DD}, C_L=60 \text{pF}, R_L=10 \text{k}\Omega, T_A=-40 ^{\circ}\text{C}$  to 105  $^{\circ}\text{C}$ , unless otherwise noted. Typical values are at  $T_A=+25 ^{\circ}\text{C}$ .)(Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Maximum Capacitive Load (No	C.	Series resistance = $0\Omega$		0.1		nF
Sustained Oscillations)	CL	Series resistance = 1kΩ		15		μF
Resistive Load (Note 7)	RL		5			kΩ
Short-Circuit Current		$V_{DD} = 5.5V$	-25	±6	+25	mA
Power-Up Time		From power-down mode		25		μs
<b>DYNAMIC PERFORMANCE (Note</b>	7)					
Voltage-Output Slew Rate	SR	Positive and negative		0.5		V/µs
Voltage-Output Settling Time		1/4 scale to 3/4 scale, to ±0.5 LSB, 14 bit.		18		μs
Reference –3dB Bandwidth	BW	Hex code = 2000 (MAX5215), Hex code = 8000 (MAX5217)		100		kHz
Digital Feedthrough		Code = 0, all digital inputs from 0V to V <sub>DD</sub> , SCL < 400kHz		1.0		nV·s
DAC Glitch Impulse		Major code transition		5		nV·s
Outrant Nation		1kHz		73		\ / / \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Output Noise		10kHz		70		nV/√Hz
Integrated Output Noise		0.1Hz to 10Hz		3.5		μV <sub>P-P</sub>
POWER REQUIREMENTS						
Supply Voltage	V <sub>DD</sub>		2.7		5.5	V
Supply Current	I <sub>DD</sub>	No load; all digital inputs at 0V or V <sub>DD</sub> , supply current only; excludes reference input current.		70	80	μΑ
Power-Down Supply Current	PDI <sub>DD</sub>	No load, all digital inputs at 0V or V <sub>DD</sub>		0.4	2	μΑ
DIGITAL INPUTS (SCL, SDA, AUX	(, ADDR )					
Input High Voltage	V <sub>IH</sub>		0.7 x V <sub>DD</sub>			V
Input Low Voltage	V <sub>IL</sub>			(	0.3 x V <sub>DD</sub>	V
Hysteresis Voltage	V <sub>HYS</sub>			0.15		V
Input Leakage Current	I <sub>IN</sub>	$V_{IN} = 0V \text{ or } V_{DD}$		±0.1	±1	μΑ
Input Capacitance (Note 7)	C <sub>IN</sub>				10	рF
ADDR Pullup/Pulldown Strength		(Note 8)	30	50	90	kΩ
DIGITAL OUTPUT (SDA)						
Output Low Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 3mA			0.2	V

# 14-/16-Bit, Low-Power, Buffered Output, Rail-to-Rail DACs with I<sup>2</sup>C Interface

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD}=2.7V \text{ to } 5.5V, V_{REF}=2.5V \text{ to } V_{DD}, C_L=60 \text{pF}, R_L=10 \text{k}\Omega, T_A=-40^{\circ}\text{C}$  to 105°C, unless otherwise noted. Typical values are at  $T_A=+25^{\circ}\text{C}$ .)(Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN TYP	MAX	UNITS
TIMING CHARACTERISTICS			<u> </u>		
SCL Clock Frequency	f <sub>SCL</sub>			400	kHz
sBus Free Time Between a STOP and a START Condition	t <sub>BUF</sub>		1.3		μs
Hold Time for a Repeated START Condition	t <sub>HD;STA</sub>		0.6		μs
SCL Pulse Width Low	t <sub>LOW</sub>		1.3		μs
SCL Pulse Width High	tHIGH		0.6		μs
Setup Time for Repeated START Condition	t <sub>SU;STA</sub>		0.6		μs
Data Hold Time	t <sub>HD;DAT</sub>		0	900	ns
Data Setup Time	t <sub>SU;DAT</sub>		100		ns
SDA and SCL Receiving Rise Time	t <sub>r</sub>		20 + C <sub>B</sub> /10	300	ns
SDA and SCL Receiving Fall Time	t <sub>f</sub>		20 + C <sub>B</sub> /10	300	ns
SDA Transmitting Fall Time	t <sub>f</sub>		$20 + C_B/10$	250	ns
Setup Time for STOP Condition	t <sub>SU;STO</sub>		0.6		μs
Bus Capacitance Allowed	C <sub>B</sub>	$V_{DD} = 2.7V \text{ to } 5.5V$	10	400	рF
Pulse Width of Suppressed Spike	t <sub>SP</sub>		50		ns
CLR Removal Time Prior to a Recognized START	<sup>t</sup> CLRSTA		100		ns
CLR Pulse Width Low	t <sub>CLPW</sub>		20		ns
TDAC Pulse Width Low	t <sub>LDPW</sub>		20		ns
SCLK Rise to LDAC Fall Hold	t <sub>LDH</sub>	Applies to execution edge	400		ns

- **Note 2:** Electrical specifications are production tested at  $T_A = +25^{\circ}\text{C}$  and  $T_A = +105^{\circ}\text{C}$ . Specifications over the entire operating temperature range are guaranteed by design and characterization. Typical specifications are at  $T_A = +25^{\circ}\text{C}$  and are not guaranteed.
- Note 3: Static accuracy tested without load.
- Note 4: Linearity is tested within 20mV of GND and VDD.
- Note 5: Gain and offset is tested within 20mV of GND and VDD.
- **Note 6:** Subject to offset and gain error limits and V<sub>REF</sub> settings.
- Note 7: Specification is guaranteed by design and characterization.
- **Note 8:** Unconnected conditions on the ADDR\_ inputs are sensed through a resistive pullup and pulldown operation; for proper operation, the ADDR\_ inputs must be connected to V<sub>DD</sub>, GND, or left unconnected with minimal capacitance.

# 14-/16-Bit, Low-Power, Buffered Output, Rail-to-Rail DACs with I<sup>2</sup>C Interface





Figure 1. I2C Serial Interface Timing Diagram

# **Typical Operating Characteristics**


 $(V_{DD} = 5V, T_A = +25^{\circ}C, unless otherwise noted.)$ 



# 14-/16-Bit, Low-Power, Buffered Output, Rail-to-Rail DACs with I<sup>2</sup>C Interface

## Typical Operating Characteristics (continued)


 $(V_{DD} = 5V, T_A = +25^{\circ}C, unless otherwise noted.)$ 



# 14-/16-Bit, Low-Power, Buffered Output, Rail-to-Rail DACs with I<sup>2</sup>C Interface

## Typical Operating Characteristics (continued)


 $(V_{DD} = 5V, T_A = +25^{\circ}C, unless otherwise noted.)$ 



# 14-/16-Bit, Low-Power, Buffered Output, Rail-to-Rail DACs with I<sup>2</sup>C Interface

## Typical Operating Characteristics (continued)


 $(V_{DD} = 5V, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 



# 14-/16-Bit, Low-Power, Buffered Output, Rail-to-Rail DACs with I<sup>2</sup>C Interface

## Typical Operating Characteristics (continued)

 $(V_{DD} = 5V, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 





# 14-/16-Bit, Low-Power, Buffered Output, Rail-to-Rail DACs with I<sup>2</sup>C Interface

**Typical Operating Characteristics (continued)** 


 $(V_{DD} = 5V, T_A = +25^{\circ}C, unless otherwise noted.)$ 

# MAJOR CODE TRANSITION (0x8000 TO 0x7FFF)







### MAJOR CODE TRANSITION (0x2000 TO 0x1FFF)




SETTLING TO  $\pm 0.5$  LSB 14 BIT (VDD = VREF = 5V, CL = 100pF)



# SETTLING TO $\pm 0.5$ LSB 14 BIT (VDD = VREF = 5V, CL = 100pF)




#### **DIGITAL FEEDTHROUGH**



# 14-/16-Bit, Low-Power, Buffered Output, Rail-to-Rail DACs with I<sup>2</sup>C Interface


## **Typical Operating Characteristics (continued)**

 $(V_{DD} = 5V, T_A = +25^{\circ}C, unless otherwise noted.)$ 



# 14-/16-Bit, Low-Power, Buffered Output, Rail-to-Rail DACs with I<sup>2</sup>C Interface

## **Pin Configuration**



## **Pin Description**

PIN	NAME	FUNCTION
1	REF	Reference Voltage Input. Bypass REF with a 0.1µF capacitor to GND.
2	ADDR	I <sup>2</sup> C Device Address Input. Pull high, low, or do not connect to set the two LSBs of the device address.
3	SCL	I <sup>2</sup> C Serial Clock Input
4	SDA	I <sup>2</sup> C Serial Data Input
5	ĀUX	User-Configurable Active-Low Asynchronous Input.  When configured as CLR mode: drive AUX low to clear the contents of the input CODE and the DAC registers and return the DAC to a user-selectable return state (default).  When configured as LDAC mode: drive AUX low to load the pending CODE register content to the active DAC register.
6	OUT	Buffered DAC Voltage Output
7	V <sub>DD</sub>	Supply Voltage. Bypass V <sub>DD</sub> with a 0.1µF capacitor to GND.
8	GND	Ground

## **Detailed Description**

The MAX5215/MAX5217 are 14-bit and 16-bit single-channel, low-power, high reference input resistance, buffered voltage-output DACs. These devices feature a fast 400kHz I<sup>2</sup>C serial interface. The MAX5215/MAX5217 include a serial-in/parallel-out shift register, internal CODE and DAC registers, a power-on-reset (POR) circuit to initialize the DAC output to code zero, and an output buffer to allow rail-to-rail operation. The 2.7V to 5.5V wide supply voltage range and low-power consumption accommodate most low-power and low-voltage applications. On power-up, the MAX5215/MAX5217 reset the DAC output to zero, providing additional safety for applications that drive valves or other transducers that need to be off during power-up.

The MAX5215/MAX5217 feature a configurable asynchronous active-low input (AUX) that can be programmed

by the user to act as either an asynchronous clear input (CLR) or a load DAC input (LDAC). By default, the devices operate in CLR mode on power-up.

### **DAC Output (OUT)**

The MAX5215/MAX5217 include an internal buffer on the DAC output. The internal buffer provides improved load regulation and transition glitch suppression for the DAC output. The output buffer slews at 0.5V/µs and drives up to  $10k\Omega$  in parallel with 100pF. The analog supply voltage (VDD) determines the maximum output voltage range of the device as VDD powers the output buffer. Under no-load conditions, the output buffer drives from GND to VDD, subject to offset and gain errors. With a  $10k\Omega$  load to GND, the output buffer drives from GND to within 200mV of VDD. With a  $10k\Omega$  load to VDD, the output buffer drive from VDD to within 200mV of GND.

# 14-/16-Bit, Low-Power, Buffered Output, Rail-to-Rail DACs with I<sup>2</sup>C Interface

The DAC ideal output voltage is defined by:

 $V_{OUT} = V_{RFF} \times D/2^{N}$ 

where D = code loaded into the DAC register,  $V_{REF} = reference$  voltage, N = resolution

### DAC Reference (REF)

The external reference input features a typical input impedance of  $256 k\Omega$  (independent of the DAC code) and accepts an input voltage from +2V to VDD. Connect an external voltage supply between REF and GND to apply an external reference. Visit <a href="https://www.maximintegrated.com/products/references">www.maximintegrated.com/products/references</a> for a list of available voltage-reference devices.

## **Internal Register Structure**

The user interface is separated from the DAC logic to minimize digital feedthrough. Within the serial interface is an input shift register, the contents of which can be routed to the control register or DAC, as determined by the user command.

Within the device, there is a CODE register followed by a DAC Latch register (see the *Functional Diagram*). The contents of the CODE register hold pending DAC output settings which can later be loaded into the DAC register. The CODE register can be updated using both CODE and CODE\_LOAD user commands. The contents of the DAC register hold the current DAC output settings. The DAC register can be updated directly from the serial interface using the CODE\_LOAD commands or can upload the current contents of the CODE register using LOAD commands or the  $\overline{\text{LDAC}}$  logic input.

The contents of both CODE and DAC registers are maintained during power-down states, so that when the DAC is powered on, the previously stored output setting is restored. Any CODE or LOAD commands issued during power-down states continue to update the register contents.

## AUX Configured as Clear Input, CLR

When configured in  $\overline{\text{CLR}}$  mode, the  $\overline{\text{AUX}}$  input performs an asynchronous level sensitive CLEAR operation. If  $\overline{\text{CLR}}$  is pulled low, the CODE and DAC data registers are reset to their clear values as defined by the user configuration settings (see <u>Table 9</u>). User configuration settings are not affected.

If  $\overline{\text{CLR}}$  is asserted at any point during an I<sup>2</sup>C write sequence, from that point on, and until  $\overline{\text{CLR}}$  is deasserted, all I<sup>2</sup>C commands attempting to modify CODE or DAC register contents are ignored. The  $\overline{\text{CLR}}$  activity is

given precedence and the commands are gated. In all cases, the I²C interface continues to function according to protocol, however slave ACK pulses beyond the command byte acknowledge will not be sent for gated command sequences (notifying the  $\mu$ P that the gated instructions are being ignored). This gating condition remains in effect until the  $\overline{\text{CLR}}$  condition is removed and a subsequent I²C START condition is recognized (beginning a new I²C write sequence), meeting tCLRSTA requirements (Figure 1). If  $\overline{\text{CLR}}$  is driven low during an I²C command read sequence, the exchange continues as normal, however the data being read back may be stale, having since been cleared. The user may determine the state of the  $\overline{\text{CLR}}$  pin by issuing a Part ID read command.

An equivalent software clear operation is provided through the SW\_CLEAR command.

# AUX Configured as Load DAC Input, LDAC

When configured in  $\overline{\text{LDAC}}$  mode, the  $\overline{\text{AUX}}$  input performs an asynchronous level sensitive LOAD operation when it is pulled low. Internally, a dual register system is provided, with pending DAC output settings stored in a CODE register, while the current output settings are stored in the DAC latches. When  $\overline{\text{LDAC}}$  is pulled low, the DAC latches are held in a transparent state, and the CODE register contents are loaded and stored. This allows several DACs to be updated simultaneously using a common  $\overline{\text{LDAC}}$  line, or allows the DAC to be quickly updated to a pending setting via a single pin operation.

Users wishing to load new DAC data in direct response to I<sup>2</sup>C activity can enable and connect  $\overline{\text{LDAC}}$  permanently low. Users wishing to control the DAC update instance independently of the I<sup>2</sup>C instruction should hold  $\overline{\text{LDAC}}$  high during programming cycles. Once the programming is complete,  $\overline{\text{LDAC}}$  may be strobed and the new DAC codes will be loaded (this method allows simultaneous updates of several devices). Be sure to observe the  $t_{\text{LDH}}$  timing requirements (Figure 1).

A software load operation is provided through the LOAD or CODE\_LOAD command. With the software load operation, the content of the CODE register will be latched into the DAC register regardless of the status and configuration of the LDAC pin. Multiple MAX5215/MAX5217 can be loaded synchronously using software load commands in conjunction with the Broadcast ID.

# 14-/16-Bit, Low-Power, Buffered Output, Rail-to-Rail DACs with I<sup>2</sup>C Interface

## I<sup>2</sup>C Serial Interface

The MAX5215/MAX5217 feature an I<sup>2</sup>C/SMBus<sup>TM</sup>-compatible 2-wire serial interface consisting of a serial data line (SDA) and a serial clock line (SCL). SDA and SCL enable communication between the part and the master at clock rates up to 400kHz. Figure 1 shows the 2-wire interface timing diagram. The master generates SCL and initiates data transfer on the bus. The master device writes data to the MAX5215/MAX5217 by transmitting the proper slave address followed by the register address and then the data word. Each transmit sequence is framed by a START (S) or Repeated START (Sr) condition and a STOP (P) condition. Each word transmitted to the part is 8 bits long and is followed by an acknowledge clock pulse.

A master reading data from the MAX5215/MAX5217 must transmit the proper slave address followed by a series of nine SCL pulses for each byte of data requested. The MAX5215/MAX5217 transmit data on SDA in sync with the master-generated SCL pulses. The master acknowledges receipt of each byte of data. Each read sequence is framed by a START or Repeated START condition, a not acknowledge, and a STOP condition.

SDA operates as both an input and an open-drain output. A pullup resistor, typically  $4.7k\Omega$ , is required on SDA. SCL operates only as an input. A pullup resistor, typically  $4.7k\Omega$ .

SMBus is a trademark of Intel Corp.




Figure 2. I<sup>2</sup>C START, Repeated START, and STOP Conditions

is required on SCL if there are multiple masters on the bus, or if the single master has an open-drain SCL output.

Series resistors in line with SDA and SCL are optional. Series resistors protect the digital inputs of the MAX5215/MAX5217 from high voltage spikes on the bus lines, and minimize crosstalk and undershoot of the bus signals. The MAX5215/MAX5217 can accommodate bus voltages higher than  $V_{DD}$  up to a limit of 5.5V; bus voltages lower than  $V_{DD}$  are not recommended and may result in significantly increased interface currents.

### I<sup>2</sup>C Bit Transfer

One data bit is transferred during each SCL cycle. The data on SDA must remain stable during the high period of the SCL pulse. Changes in SDA while SCL is high are control signals (see the I2C START and STOP Conditions section).

#### I<sup>2</sup>C START and STOP Conditions

SDA and SCL idle high when the bus is not in use. A master initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA while SCL is high (Figure 2). A START condition from the master signals the beginning of a transmission to the MAX5215/MAX5217. The master terminates transmission, and frees the bus, by issuing a STOP condition. The bus remains active if a Repeated START condition is generated instead of a STOP condition.

# I<sup>2</sup>C Early STOP and Repeated START Conditions

The MAX5215/MAX5217 recognize a STOP condition at any point during data transmission except if the STOP condition occurs in the same high pulse as a START condition. For proper operation, do not send a STOP condition during the same SCL high pulse as the START condition. Transmissions ending in an early STOP condition will not impact the internal device settings. If the STOP occurs during a readback byte, the transmission is terminated and a later read mode request will begin transfer of the requested register data from the beginning.

Table 1. Two LSBs of the Slave Address Determined by the ADDR Input

ADDR	A1	Α0
GND	0	0
N.C.	0	1
V <sub>DD</sub>	1	1

# 14-/16-Bit, Low-Power, Buffered Output, Rail-to-Rail DACs with I<sup>2</sup>C Interface

#### I<sup>2</sup>C Slave Address

The slave address is defined as the seven most significant bits (MSBs) followed by the R/ $\overline{W}$  bit (Figure 1). The 5 MSBs (A[6:2]) are 00111 with the two LSBs (A[1:0]) determined by the input ADDR as shown in Table 1. Setting the R/ $\overline{W}$  bit to 1 configures the MAX5215/MAX5217 for read mode. Setting the R//W bit to 0 configures the MAX5215/MAX5217 for write mode. The slave address is the first byte of information sent to the MAX5215/MAX5217 after the START condition.

The MAX5215/MAX5217 have the ability to detect an unconnected state on the ADDR input for additional address flexibility; if leaving the ADDR input unconnected, be certain to minimize all loading on the pin (i.e. provide a landing for the pin, but do not any board traces.

### I<sup>2</sup>C Broadcast Address

A broadcast address is provided for the purpose of updating or configuring all MAX5215/MAX5217 devices on a given I<sup>2</sup>C bus. All MAX5215/MAX5217 acknowledge and respond to the broadcast device address 01010100 regardless of the state of the address input pin. The broadcast is intended for use in write mode only (as indicated by  $R/\overline{W} = 0$  in the address given)

### I<sup>2</sup>C Acknowledge

In write mode, the acknowledge bit (ACK) is a clocked 9th bit that the MAX5215/MAX5217 use to handshake receipt of each byte of data when in write mode as shown in Figure 3. The MAX5215/MAX5217 pull down SDA during the entire master-generated 9th clock pulse if the previous byte is successfully received. Monitoring ACK allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master will retry communication.

In read mode, the master pulls down SDA during the 9th clock cycle to acknowledge receipt of data when the MAX5215/MAX5217 are in read mode. An acknowledge is sent by the master after each read byte to allow data transfer to continue. A not-acknowledge is sent when the master reads the final byte of data from the MAX5215/MAX5217, followed by a STOP condition.

# I<sup>2</sup>C Write Operation (Standard Protocol)

A master device communicates with the MAX5215/ MAX5217 by transmitting the proper slave address followed by command and data words. Each transmit sequence is framed by a START or Repeated START condition and a STOP condition as described above. Each word is 8 bits long and is always followed by an acknowledge clock (ACK) pulse as shown in Figure 4and Figure 5. The first byte contains the address of the MAX5215/MAX5217 with R/ $\overline{W}$  = 0 to indicate a write. The second byte contains the register (or command) to be written and the third and fourth bytes contain the data to be written. By repeating register address plus data pairs (Byte #2 through Byte #4 in Figure 4 and Figure 5), the user can perform multiple register writes using a single I2C command sequence; there is no limit as to how many registers the user can write with a single command. The MAX5215/MAX5217 support this capability for all useraccessible write mode commands.

# I<sup>2</sup>C Write Operation (Multibyte Protocol)

The MAX5215/MAX5217 support a multibyte transfer protocol for some commands. In multibyte mode, once a command is issued, that command is continuously executed based on two byte data blocks for the duration I<sup>2</sup>C operation. Essentially, bytes 1 to 4 are processed normally, but for every two bytes of data provided after




Figure 3. I<sup>2</sup>C Acknowledge

# 14-/16-Bit, Low-Power, Buffered Output, Rail-to-Rail DACs with I<sup>2</sup>C Interface




Figure 4. I<sup>2</sup>C Single Register Write Sequence




Figure 5. Multiple Register Write Sequence (Standard I<sup>2</sup>C Protocol)

byte 4, the originally requested command is executed again with the latest byte pair provided as input data (Figure 6). Multibyte protocol is enforced until a STOP condition (or Repeated START) is encountered and this provides a higher speed transfer mode that is useful in servo DAC applications.

### I<sup>2</sup>C Readback Operation

Each readback sequence is framed by a START or Repeated START condition and a STOP condition. Each word is 8 bits long and is followed by an acknowledge clock pulse (Figure 7). The first byte contains the address of the MAX5215/MAX5217 with  $R/\overline{W}=0$  to indicate a write. The second byte contains the register that is to be read back. There is a Repeated START condition, followed by the device address with  $R/\overline{W}=1$  to indicate a read and an acknowledge clock. The final two bytes in the frame contain the register data readback followed by a STOP

condition. The master has control of the SCL line but the MAX5215/MAX5217 take over the SDA line. Following each byte of data read back from the MAX5215/MAX5217 the master must acknowledge the transfer by pulling SDA low. If additional bytes beyond those required to read back the requested data are provided, the MAX5215/5217 will continue to read back ones.

A user can read back the device's configuration, Part ID, CODE register, or DAC register contents using the readback programming sequence as shown in <u>Figure 7</u>.

### I<sup>2</sup>C Compatibility

The MAX5215/MAX5217 are fully compatible with existing I<sup>2</sup>C systems. SCL and SDA are high-impedance inputs; SDA has an open drain which pulls the data line low during the 9th clock pulse or as required for data readback. Figure 8 shows a typical I<sup>2</sup>C application.

# 14-/16-Bit, Low-Power, Buffered Output, Rail-to-Rail DACs with I<sup>2</sup>C Interface




Figure 6. Multiple Register Write Sequence (Multibyte Protocol)




Figure 7. Standard I<sup>2</sup>C Read Sequence




Figure 8. Typical I<sup>2</sup>C Application Circuit

# 14-/16-Bit, Low-Power, Buffered Output, Rail-to-Rail DACs with I<sup>2</sup>C Interface

### I<sup>2</sup>C User-Command Register Map

No\_Op Command (0x00)

This section lists the user-accessible commands and registers for the MAX5215/MAX5217. <u>Table 2</u> provides detailed information about the Command Registers.

The No\_Op command (<u>Table 3</u>) has no external effect on the device for I<sup>2</sup>C write. The asynchronous <u>CLR</u> input has no effect on the No\_Op command.

Table 2. I<sup>2</sup>C User Write Commands

WRITE			1	MMAI	1	1	1	1	DATA BYTES	DESCRIPTION	CLR
COMMAND	R7	R6	R5	R4	R3	R2	R1	R0	5,11,121,120	22001 11011	GATED*
No-Op (0x00)	0	0	0	0	0	0	0	0	Don't Care	No operation: DAC settings and modes unaffected	N
CODE_LOAD (0x01)	0	0	0	0	0	0	0	1	14-/16-bit code	Write and load data to the CODE and DAC registers	Y
CODE (0x02)	0	0	0	0	0	0	1	0	14-/16-bit code	Write data to the CODE register	Y
LOAD (0x03)	0	0	0	0	0	0	1	1	Don't Care	Load current CODE register content to the DAC register	Y
CODE_LOAD_m (0x05)	0	0	0	0	0	1	0	1	Multiple sets of 14-/16-bit codes	Similar to CODE_LOAD command, but accepts multiple sets of dual-byte data following the initial command byte (see the I2C Write Operation (Multibyte Protocol) section)	Y
CODE_m (0x06)	0	0	0	0	0	1	1	0	Multiple sets of 14-/16-bit codes	Similar to CODE command, but accepts multiple sets of dual-byte data following the initial command byte (see the I2C Write Operation (Multibyte Protocol) section)	Y
USER_CONFIG (0x08)	0	0	0	0	1	0	0	0	16-bit configuration data	User configuration command	N
SW_RESET (0x09)	0	0	0	0	1	0	0	1	Don't Care	Software Reset	N
SW_CLEAR (0x0A)	0	0	0	0	1	0	1	0	Don't Care	Software Clear	N
Reserved			Any	comn	nands	not sp	pecific	ally lis	ted above are reserve	ed for Maxim internal use only.	

\*Note: If a user write command is gated by  $\overline{\text{CLR}}$ , and  $\overline{\text{CLR}}$  has been asserted during the I<sup>2</sup>C write sequence, the command is ignored and the associated data bytes will not be acknowledged. If a user write command is not gated by  $\overline{\text{CLR}}$ , the command is executed as normal, regardless of the activity of the  $\overline{\text{CLR}}$  pin.

## Table 3. No\_Op Command (0x00)

R7	R6	R5	R4	R3	R2	R1	R0	B15	B14	B13	B12	B11	B10	В9	B8	В7	В6	B5	B4	ВЗ	B2	B1	В0
			0000_ _Op C	_							Don't	Care							Don't	Care			
		СО	MMAI	ND B,	YTE					DA	TA HI	GH B	YTE					DA	TA LC	)W B	ΥTE		

# 14-/16-Bit, Low-Power, Buffered Output, Rail-to-Rail DACs with I<sup>2</sup>C Interface

### **CODE\_LOAD Command (0x01)**

The CODE\_LOAD command (Table 4) is the combination of the CODE command and LOAD command. The CODE\_LOAD command is executed on the SCL rising edge following the 2<sup>nd</sup> data byte. Upon its execution, the CODE\_LOAD command updates the CODE register and the DAC latch with the user data content provided.

The asynchronous  $\overline{\text{CLR}}$  input gates this command if it is asserted during the I<sup>2</sup>C write sequence.

### **CODE Command (0x02)**

The CODE command (Table 5) is executed on the SCL rising edge following the 2<sup>nd</sup> data byte. The CODE command updates the CODE register with the user data content provided.

The asynchronous  $\overline{\text{CLR}}$  input gates this command if it is asserted during the I<sup>2</sup>C write sequence.

## **LOAD Command (0x03)**

The LOAD command (Table 6) is executed on the SCL rising edge following the  $2^{nd}$  data byte. The LOAD command loads the DAC latches with the current contents of the CODE register. Alternatively, a load operation can be achieved by driving the  $\overline{AUX}$  input low (when configured as  $\overline{LDAC}$ ).

The asynchronous  $\overline{\text{CLR}}$  input gates this command if it is asserted during the I<sup>2</sup>C write sequence.

### CODE\_LOAD\_m Command (0x05)

The CODE\_LOAD\_m command (Table 7) is the multibyte version of the CODE\_LOAD command. The CODE\_LOAD\_m command is initially executed on the SCL rising edge following the 2<sup>nd</sup> data byte. The command is subsequently executed after each pair of data bytes which follow, for the duration of the operation (see the <u>I2C Write Operation</u> (<u>Multibyte Protocol</u>) section).

The asynchronous  $\overline{\text{CLR}}$  input gates this command if it is asserted during the I<sup>2</sup>C write sequence.

## Table 4. CODE\_LOAD Command

R7	R6	R5	R4	R3	R2	R1	R0	B15	B14	B13	B12	B11	B10	В9	B8	B7	В6	B5	B4	В3	B2	B1	B0
	16-b		0000 <sub>.</sub> DE_L			mand			COD	E and	DAC	Regi	sters	Data			COD	E and	DAC	Regi	sters	Data	
	14-b		0000 <sub>.</sub> DE_L			mand			COD	E and	DAC	Regi	sters	Data					E and sters				on't are
		СО	MMA	ND B	YTE					DA	TA HI	GH B	YTE					DA	TA LC	DW BY	/TE		

### **Table 5. CODE Command**

R7	R6	R5	R4	R3	R2	R1	R0	B15	B14	B13	B12	B11	B10	В9	B8	B7	В6	B5	B4	В3	B2	B1	В0
	1		0000 <sub>-</sub>	_		nd				COD	E Reg	gister	Data					COD	E Re	gister	Data		
	1		0000_ CODI	_		nd				COD	E Reg	gister	Data				COD	E Re	gister	Data		_	on't are
		СО	MMAI	ND B	YTE					DAT	ΓΑ ΗΙ	GH B	YTE					DA	TA LC	DW B	YTE		

## **Table 6. Load Command**

R7	R6	R5	R4	R3	R2	R1	R0	B15	B14	B13	B12	B11	B10	В9	B8	B7	В6	B5	B4	В3	B2	B1	В0
				_0011 omma							Don't	Care							Don't	Care			
		CO	MMAI	ND B'	YTE					DA	TA HI	GH B	YTE					DA	TA LC	)W B	YTE		

# 14-/16-Bit, Low-Power, Buffered Output, Rail-to-Rail DACs with I<sup>2</sup>C Interface

### **CODE\_m Command (0x06)**

The CODE\_m command (Table 8) is the multibyte version of the CODE command. The CODE\_m command is initially executed on the SCL rising edge following the 2<sup>nd</sup> data byte. The command is subsequently executed after each pair of data bytes which follow, for the duration of the operation (see the I2C Write Operation (Multibyte Protocol) section). This command is of practical use when the AUX pin is configured as LDAC and continuously asserted low.

The asynchronous  $\overline{\text{CLR}}$  input gates this command if it is asserted during the I<sup>2</sup>C write sequence.

## **USER\_CONFIG Command (0x08)**

The USER\_CONFIG command allows the user to select the configuration of the device: setting the clear value to which the DAC returns in response to a CLEAR event, configuring the input mode for AUX, and setting the power-down mode for the MAX5215/MAX5217. The USER\_CONFIG command is executed on the SCL rising edge following the 2<sup>nd</sup> data byte. Table 9 and Table 10 describe the command and the configuration bits in detail.

The asynchronous  $\overline{\text{CLR}}$  input has no effect on the USER\_CONFIG command.

## Table 7. CODE\_LOAD\_m Command

R7	R6	R5	R4	R3	R2	R1	R0	B15	B14	B13	B12	B11	B10	В9	B8	В7	В6	B5	B4	В3	B2	B1	B0			
	16-bit		0000 <sub>.</sub> E_LO			nmano	b		COD	E and	DAC	Reg	sters	Data			COD	E and	DAC	Regi	sters	Data				
	14-bit		0000 <u>.</u> E_LO			nmano	d		COD	E and	DAC	Reg	sters	Data				CODI Regi					on't are			
		СО	MMA	ND B	YTE					DA	TA HI	GH B	YTE			DAC Registers Data Ca										

## Table 8. CODE m Command

R7	R6	R5	R4	R3	R2	R1	R0	B15	B14	B13	B12	B11	B10	В9	В8	B7	В6	B5	B4	В3	B2	B1	B0
	16		-	_0110 _m Cc	) omma	nd		CODE and DAC Registers Data								CODE and DAC Registers Data							
	14		-	_0110 _m Cc	) omma	nd		CODE and DAC Registers Data								CODE and Don't DAC Registers Data Care							
	COMMAND BYTE					DATA HIGH BYTE DATA LOW BYTE																	

## Table 9. USER\_CONFIG Command

R7	R6	R5	R4	R3	R2	R1	R0	B15	B14	B13	B12	B11	B10	В9	B8	В7	В6	B5	В4	В3	B2	B1	В0
	US		0000_ CONF			and					Don't	Care					on't are	Clear Value Mod 00 = Defar 01 = Zero 10 = 11 =	e: ult	Al   Inp   Mo   O0 =   Disa   O1 =   LDA   O	ble	00 = DAC 01 = High 10 = 100k	wn de: -Z
	DA	ATA D	DEFAL	JLT V	'ALUE	<u>-</u> →		Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х	0	0	1	0	0	0
		CO	IAMM	ND B	YTE					DA	TA HI	GH B	YTE					DA	TA LO	DW B	YTE		

# 14-/16-Bit, Low-Power, Buffered Output, Rail-to-Rail DACs with I<sup>2</sup>C Interface

### **SW\_RESET Command (0x09)**

The SW\_RESET command (Table 11) resets the CODE register, the DAC latch, and all the configurations programmed via the USER\_CONFIG command to the POR default values. The SW\_RESET command is executed on the SCL rising edge following the second data byte.

The asynchronous  $\overline{\text{CLR}}$  input has no effect on the SW\_RESET command.

### **SW\_CLEAR Command (0x0A)**

The SW\_CLEAR command (Table 12) will clear the CODE register and the DAC latch to the clear value selected in the USER\_CONFIG register. The SW\_CLEAR command is executed on the SCL rising edge following the 2<sup>nd</sup> data byte. Alternatively, a clear operation can be achieved by driving the AUX input low (when configured as CLR).

The asynchronous  $\overline{\text{CLR}}$  input has no effect on the SW\_CLEAR command.

## Table 10. User\_Configuration Bits (B[5:0])

CONFIGURATION BITS	CONFIGURATION DETAIL
CLEAR VALUE (B[5:4])	The DAC value to be cleared to in response to a CLEAR event: 00: POR default value (zero scale) 01: Zero scale (ground) 10: Midscale 11: Full scale (reference)
AUX MODE (B[3:2])	The mode in which the AUX input will operate:  00: Pin disabled  01: Enable LDAC functionality  10: Enable CLR functionality. Default after POR.  11: Pin disabled
Power-Down Mode (PD) (B[1:0])	Power-down mode for the device: 00: Normal operation: The DAC will be powered up and returned to its previous setting. Default after POR. 01: Power-down: The DAC core will be powered down and V <sub>OUT</sub> is high-impedance. 10: Power-down: The DAC core will be powered down and V <sub>OUT</sub> is connected to ground via 100kΩ. 11: Power-down: The DAC core will be powered down and V <sub>OUT</sub> is connected to ground via 1kΩ.

## Table 11. SW\_RESET Command

R7	R6	R5	R4	R3	R2	R1	R0	B15	B14	B13	B12	B11	B10	В9	B8	В7	В6	B5	B4	В3	B2	B1	B0
			0000_ RESET	_	manc	l					Don't	Care					Don't Care						
		CO	MMAI	ND B,	YTE					DA	TA HI	GH B	YTE	DATA LOW BYTE									

## **Table 12. SW CLEAR Command**

R7	R6	R5	R4	R3	R2	R1	R0	B15	B14	B13	B12	B11	B10	В9	B8	B7	В6	B5	B4	В3	B2	B1	В0
		SW_C		_1010 R Com		b					Don't	Care							Don't	Care			
		СО	MMA	ND B	YTE					DA	ΓΑ ΗΙ	GH B	YTE			DATA LOW BYTE							

# 14-/16-Bit, Low-Power, Buffered Output, Rail-to-Rail DACs with I<sup>2</sup>C Interface

### **User Read Command Descriptions**

The MAX5215/MAX5217 allow the user to read back the data for supported registers. Table 13 lists the User Readback commands and the 2 data byte contents being read back. For the MAX5215, CODE and DAC read back, the data content is left justified and the 2 LSBs ([1:0]) of the input 2-byte data are not used and read out as 0.

## **Applications Information**

### **Power-On Reset (POR)**

When power is applied to  $V_{DD}$ , the input registers are set to zero so the DAC output is set to code zero. Initially the device powers up to an untrimmed zero code setting. The device will operate in a fully trimmed mode following the first  $I^2C$  operation which modifies DAC latch content.

## Power Supplies and Bypassing Consideations

Bypass  $V_{DD}$  with high-quality ceramic capacitors to a low-impedance ground as close as possible to the device. Minimize lead lengths to reduce lead inductance. Connect the GND input to the analog ground plane.

### **Layout Considerations**

Digital and AC transient signals on GND can create noise at the output. Connect GND to form the star ground for the DAC system. Refer remote DAC loads to this system ground for the best possible performance. Use proper grounding techniques, such as a multilayer board with a low-inductance ground plane, or star connect all ground return paths back to the MAX5215/MAX5217 GND. Carefully lay out the traces to reduce AC cross-coupling. Do not use wire-wrapped boards and sockets. Use shielding to improve noise immunity. Do not run analog and digital signals parallel to one another, especially clock signals. Avoid routing digital lines underneath the MAX5215/MAX5217 package.

Table 13. User Readback Command and Content

R7	R6	R5	R4	R3	R2	R1	R0	READ COMMAND	READ DATA1 HIGH BYTE D[15:8]	READ DATA1 LOW BYTE D[7:0]
0	0	0	0	0	0	0	0	ID Readback (0x00)	0011100, CLEAR Status	(0x11)
0	0	0	0	0	0	0	1	CODE_LOAD Readback (0x01)	DAC_latch[15:8]	DAC_latch[7:0]
0	0	0	0	0	0	1	0	CODE Readback (0x02)	CODE_register[15:8]	CODE_register[7:0]
0	0	0	0	0	0	1	1	LOAD Readback (0x03)	DAC_latch[15:8]	DAC_latch[7:0]
0	0	0	0	0	1	0	1	CODE_LOAD_m Readback (0x05)	DAC_latch[15:8]	DAC_latch[7:0]
0	0	0	0	0	1	1	0	CODE_m Readback (0x06)	CODE_register[15:8]	CODE_register[7:0]
0	0	0	0	1	0	0	0	CONFIG Readback (0x08)	0000_0000	00, CLEAR_VALUE[1:0], AUX_MODE[1:0], PD[1:0]

# 14-/16-Bit, Low-Power, Buffered Output, Rail-to-Rail DACs with I<sup>2</sup>C Interface

## **Definitions**

## **Integral Nonlinearity (INL)**

INL is the deviation of the measured transfer function from a straight line drawn between two codes once offset and gain errors have been nullified.

### **Differential Nonlinearity (DNL)**

DNL is the difference between an actual step height and the ideal value of 1 LSB. If the magnitude of the DNL is greater than -1 LSB, the DAC guarantees no missing codes and is monotonic.

#### Offset Error

Offset error indicates how well the actual transfer function matches the ideal transfer function. The offset error is calculated from two measurements near zero code and near maximum code.

#### **Gain Error**

Gain error is the difference between the ideal and the actual full-scale output voltage on the transfer curve, after nullifying the offset error. This error alters the slope of the transfer function and corresponds to the same percentage error in each step.

## **Settling Time**

The settling time is the amount of time required from the start of a transition, until the DAC output settles to the new output value within the measurment's specified accuracy.

## Digital Feedthrough

Digital feedthrough is the amount of noise that appears on the DAC output when the DAC digital control lines are toggled.

### Digital-to-Analog Glitch Impulse


A major carry transition occurs at the midscale point where the MSB changes from low to high and all other bits change from high to low, or where the MSB changes from high to low and all other bits change from low to high. The duration of the magnitude of the switching glitch during a major carry transition is referred to as the digital-to-analog glitch impulse.

## Digital-to-Analog Power-Up Glitch Impulse

The digital-to-analog power-up glitch is the duration of the magnitude of the switching glitch that occurs as the device exits power-down mode.

# 14-/16-Bit, Low-Power, Buffered Output, Rail-to-Rail DACs with I<sup>2</sup>C Interface

## **Typical Operating Circuit**



# 14-/16-Bit, Low-Power, Buffered Output, Rail-to-Rail DACs with I<sup>2</sup>C Interface

## **Ordering Information**

PART	PIN-PACKAGE	RESOLUTION (BITS)	INL MAX (LSB)
MAX5215GUA+	8 μMAX	14	±1
MAX5217GUA+	8 μMAX	16	±4
MAX5217BGUA+	8 μMAX	16	±8

**Note:** All devices are specified over the -40°C to +105°C operating temperature range.

## **Chip Information**

## **Package Information**

PROCESS: BiCMOS

For the latest package outline information and land patterns (foot-prints), go to <a href="https://www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
8 µMAX	U8+3	21-0036	90-0092

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

R = Tape and reel.

# 14-/16-Bit, Low-Power, Buffered Output, Rail-to-Rail DACs with I<sup>2</sup>C Interface

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	11/12	Initial release	_



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Digital to Analog Converters - DAC category:

Click to view products by Maxim manufacturer:

Other Similar products are found below:

5962-8876601LA PM7545FPCZ AD5311BRMZ-REEL7 AD664AJ AD7534JPZ TCC-103A-RT 057536E 5962-89657023A 702423BB

TCC-202A-RT AD664BE TCC-303A-RT TCC-206A-RT AD5770RBCBZ-RL7 DAC8229FSZ-REEL AD5673RBCPZ-2 MCP48FVB24
20E/ST MCP48FVB28-E/MQ MCP48FEB18-20E/ST MCP48FEB18-E/MQ MCP48FEB24-E/MQ MCP48FEB28T-20E/ST

MCP47FVB04T-E/MQ MCP48FEB28T-E/MQ MCP48FVB28T-20E/ST MCP47FVB28T-20E/ST MCP47FEB24T-E/MQ MCP48FVB18T
20E/ST MCP47FEB14T-E/MQ MCP47FEB08T-E/MQ MCP48FVB08T-20E/ST MCP47FEB04T-E/MQ MCP47FVB04T-20E/ST

AD7524JRZ-REEL LTC1664CGN LTC1664IGN LTC7545ACSW MCP47DA1T-A1E/OT MCP4921-E/MC UC3910D DAC39J84IAAV

DAC8218SPAG DAC8562TDGSR MAX545BCPD+ DAC7641YB/250 DAC7611PB DAC0800LCM TLV5638CDR TLC5615IDR

DAC900TPWRQ1