## Dual, 256-Tap, Volatile, Low-Voltage Linear Taper Digital Potentiometer

## General Description

The MAX5387 dual, 256-tap, volatile, low-voltage linear taper digital potentiometer offers three end-to-end resistance values of $10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$, and $100 \mathrm{k} \Omega$. Operating from a single +2.6 V to +5.5 V power supply, the device provides a low $35 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ end-to-end temperature coefficient. The device features an $I^{2} \mathrm{C}$ interface.
The small package size, low supply operating voltage, low supply current, and automotive temperature range of the MAX5387 make the device uniquely suitable for the portable consumer market and battery-backup industrial applications.
The MAX5387 is specified over the automotive $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range and is available in a 14-pin TSSOP package.

## Applications

- Low-Voltage Battery Applications
- Portable Electronics
- Mechanical Potentiometer Replacement
- Offset and Gain Control
- Adjustable Voltage References/Linear Regulators


## Features

- Dual, 256-Tap Linear Taper Positions
- Single +2.6 V to +5.5 V Supply Operation
- Low $<1 \mu \mathrm{~A}$ Quiescent Supply Current
- $10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega, 100 \mathrm{k} \Omega$ End-to-End Resistance Values
- $1^{2} \mathrm{C}$-Compatible Interface
- Power-On Sets Wiper to Midscale
- $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Operating Temperature Range


## Ordering Information

| PART | PIN-PACKAGE | END-TO-END <br> RESISTANCE $(\mathbf{k} \boldsymbol{\Omega})$ |
| :--- | :--- | :---: |
| MAX5387LAUD+ | 14 TSSOP | 10 |
| MAX5387MAUD+ | 14 TSSOP | 50 |
| MAX5387NAUD+ | 14 TSSOP | 100 |

Note: All devices are specified over the $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating temperature range.
+Denotes a lead(Pb)-free/RoHS-compliant package.

## Functional Diagram



## Dual, 256-Tap, Volatile, Low-Voltage Linear Taper Digital Potentiometer

## Absolute Maximum Ratings

$V_{D D}$ to GND $\qquad$ -0.3 V to +6 V H_, W_, L_ to GND ..................................-0.3V to the lower of $\left(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\right)$ and +6 V
All Other Pins to GND $\qquad$ -0.3 V to +6 V
Continuous Current into $\mathrm{H}_{-}, \mathrm{W}_{-}$, and $\mathrm{L}_{-}$


MAX5387M $\pm 2 \mathrm{~mA}$
MAX5387N


Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
14-Pin TSSOP (derate $10 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )...... 796.8 mW Operating Temperature Range.......................... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Junction Temperature ..................................................... $+150^{\circ} \mathrm{C}$
Storage Temperature Range ............................ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Soldering Temperature (reflow)....................................... $+260^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Electrical Characteristics

$\left(\mathrm{V}_{\mathrm{DD}}=+2.6 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}_{-}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{L}_{-}}=\mathrm{GND}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution | N |  |  | 256 |  |  | Tap |
| DC PERFORMANCE (Voltage-Divider Mode) |  |  |  |  |  |  |  |
| Integral Nonlinearity | INL | (Note 2) |  | -0.5 |  | +0.5 | LSB |
| Differential Nonlinearity | DNL | (Note 2) |  | -0.5 |  | +0.5 | LSB |
| Dual Code Matching |  | Register $\mathrm{A}=$ register B |  | -0.5 |  | +0.5 | LSB |
| Ratiometric Resistor Tempco |  | $\left(\Delta \mathrm{V}_{\mathrm{W}} / \Delta_{\mathrm{W}}\right) / \Delta \mathrm{T}$; no load |  |  | +5 |  | LSB |
| Full-Scale Error |  | Code $=$ FFH | MAX5387L | -3 | -2.5 |  | LSB |
|  |  |  | MAX5387M | -1 | -0.5 |  |  |
|  |  |  | MAX5387N | -0.5 | -0.25 |  |  |
| Zero-Scale Error |  | Code $=00 \mathrm{H}$ | MAX5387L |  | +2.5 | +3 | LSB |
|  |  |  | MAX5387M |  | +0.5 | +1.0 |  |
|  |  |  | MAX5387N |  | +0.25 | +0.5 |  |
| DC PERFORMANCE (Variable-Resistor Mode) |  |  |  |  |  |  |  |
| Integral Nonlinearity | R-INL | $\mathrm{V}_{\mathrm{DD}}>+2.6 \mathrm{~V}$ | MAX5387L |  | $\pm 1.0$ | $\pm 2.5$ | LSB |
|  |  |  | MAX5387M |  | $\pm 0.5$ | $\pm 1.0$ |  |
|  |  |  | MAX5387N |  | $\pm 0.25$ | $\pm 0.8$ |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}>+4.75 \mathrm{~V}$ | MAX5387L |  | $\pm 0.4$ | $\pm 1.5$ |  |
|  |  |  | MAX5387M |  | $\pm 0.3$ | $\pm 0.75$ |  |
|  |  |  | MAX5387N |  | $\pm 0.25$ | $\pm 0.5$ |  |
| Differential Nonlinearity | R-DNL | $\mathrm{V}_{\mathrm{DD}}>2.6 \mathrm{~V}$ ( Note 3) |  | -0.5 |  | +0.5 | LSB |
| DC PERFORMANCE (Resistor Characteristics) |  |  |  |  |  |  |  |
| Wiper Resistance (Note 4) | RWL | $\mathrm{V}_{\mathrm{DD}}>2.6 \mathrm{~V}$ |  |  | 250 | 600 | $\Omega$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}>4.75 \mathrm{~V}$ |  |  | 150 | 200 |  |
| Terminal Capacitance | $\mathrm{C}_{\mathrm{H}}, \mathrm{C}_{\mathrm{L}}$ | Measured to GND |  |  | 10 |  | pF |
| Wiper Capacitance | $\mathrm{C}_{\mathrm{W}}$ | Measured to GND |  |  | 50 |  | pF |
| End-to-End Resistor Tempco | TC $\mathrm{R}^{\text {}}$ | No load |  |  | 35 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| End-to-End Resistor Tolerance | $\Delta \mathrm{R}_{\mathrm{HL}}$ | Wiper not connected |  | -25 |  | +25 | \% |

## Electrical Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{DD}}=+2.6 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}_{-}}=\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{L}_{-}}=\mathrm{GND}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)


Note 1: All devices are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Specifications overtemperature limits are guaranteed by design and characterization.
Note 2: DNL and $\operatorname{INL}$ are measured with the potentiometer configured as a voltage-divider (Figure 1) with $\mathrm{H}_{-}=\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{L}_{-}=0 \mathrm{~V}$. The wiper terminal is unloaded and measured with an ideal voltmeter.
Note 3: R-DNL and R-INL are measured with the potentiometer configured as a variable resistor (Figure 1). DNL and INL are measured with the potentiometer configured as a variable resistor. $H_{-}$is unconnected and $L_{-}=G N D$. For $V_{D D}=+5 \mathrm{~V}$, the wiper terminal is driven with a source current of $400 \mu \mathrm{~A}$ for the $10 \mathrm{k} \Omega$ configuration, $80 \mu \mathrm{~A}$ for the $50 \mathrm{k} \Omega$ configuration, and $40 \mu \mathrm{~A}$ for the $100 \mathrm{k} \Omega$ configuration. For $\mathrm{V}_{\mathrm{DD}}=+2.6 \mathrm{~V}$, the wiper terminal is driven with a source current of $200 \mu \mathrm{~A}$ for the $10 \mathrm{k} \Omega$ configuration, $40 \mu \mathrm{~A}$ for the $50 \mathrm{k} \Omega$ configuration, and $20 \mu \mathrm{~A}$ for the $100 \mathrm{k} \Omega$ configuration.
Note 4: The wiper resistance is the worst value measured by injecting the currents given in Note 3 into $\mathrm{W}_{-}$with $\mathrm{L}_{-}=\mathrm{GND}^{\text {. } R_{W}=}$ $\left(\mathrm{V}_{\mathrm{W}}-\mathrm{V}_{\mathrm{H}}\right) / \mathrm{l} \mathrm{W}$.

## Dual, 256-Tap, Volatile, Low-Voltage Linear Taper Digital Potentiometer

## Electrical Characteristics (continued)

Note 5: Drive HA with a 1 kHz GND to $\mathrm{V}_{\mathrm{DD}}$ amplitude tone. $\mathrm{LA}=\mathrm{LB}=\mathrm{GND}$. No load. WB is at midscale with a 10pF load. Measure WB.
Note 6: The wiper settling time is the worst-case 0 to $50 \%$ rise time, measured between tap 0 and tap $127 . \mathrm{H}_{-}=\mathrm{V}_{\mathrm{DD}}, \mathrm{L}_{-}=\mathrm{GND}$, and the wiper terminal is loaded with 10 pF capacitance to ground.
Note 7: Digital timing is guaranteed by design and characterization, not production tested.
Note 8: The SCL clock period includes rise and fall times ( $t_{R}=t_{F}$ ). All digital input signals are specified with $t_{R}=t_{F}=2 n s$ and timed from a voltage level of $\left(\mathrm{V}_{\mathrm{IL}}+\mathrm{V}_{\mathrm{IH}}\right) / 2$.


Figure 1. Voltage-Divider and Variable Resistor Configurations

## Typical Operating Characteristics

( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


Typical Operating Characteristics (continued)
( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Typical Operating Characteristics (continued)

( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## Typical Operating Characteristics (continued)

( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



TOTAL HARMONIC DISTORTION PLUS NOISE vs. FREQUENCY


## Pin Configuration

| TOP VIEW |  |  |
| :---: | :---: | :---: |
|  |  | 14 V |
|  |  | 13 SCL |
|  | MAX5387 | 12 SDA |
|  |  | 11 AO |
|  |  | 10 A 1 |
|  |  | 9 A2 |
|  |  | 8 GND |
|  | TSSOP |  |

## Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | HA | Resistor A High Terminal. The voltage at HA can be higher or lower than the voltage at LA. Current can flow into or out of HA. |
| 2 | WA | Resistor A Wiper Terminal |
| 3 | LA | Resistor A Low Terminal. The voltage at LA can be higher or lower than the voltage at HA. Current can flow into or out of LA. |
| 4 | HB | Resistor B High Terminal. The voltage at HB can be higher or lower than the voltage at LB. Current can flow into or out of HB. |
| 5 | WB | Resistor B Wiper Terminal |
| 6 | LB | Resistor B Low Terminal. The voltage at LB can be higher or lower than the voltage at HB. Current can flow into or out of LB. |
| 7 | I.C. | Internally Connected. Connect to GND. |
| 8 | GND | Ground |
| 9 | A2 | Address Input 2. Connect to $\mathrm{V}_{\mathrm{DD}}$ or GND. |
| 10 | A1 | Address Input 1. Connect to $\mathrm{V}_{\mathrm{DD}}$ or GND. |
| 11 | A0 | Address Input 0. Connect to $\mathrm{V}_{\mathrm{DD}}$ or GND. |
| 12 | SDA | $1^{2} \mathrm{C}$-Compatible Serial-Data Input/Output. A pullup resistor is required. |
| 13 | SCL | $1^{2} \mathrm{C}$-Compatible Serial-Clock Input. A pullup resistor is required. |
| 14 | $\mathrm{V}_{\mathrm{DD}}$ | Power-Supply Input. Bypass $\mathrm{V}_{\mathrm{DD}}$ to GND with a $0.1 \mu \mathrm{~F}$ capacitor close to the device. |

## Dual, 256-Tap, Volatile, Low-Voltage Linear Taper Digital Potentiometer

## Detailed Description

The MAX5387 dual, 256-tap, volatile, low-voltage linear taper digital potentiometer offers three end-to-end resistance values of $10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$, and $100 \mathrm{k} \Omega$. The potentiometer consists of 255 fixed resistors in series between terminals $H_{-}$and $L_{-}$. The potentiometer wiper, $W_{-}$, is programmable to access any one of the 256 tap points on the resistor string.
The potentiometers are programmable independently of each other. The MAX5387 features an I2C interface.

## I2C Digital Interface

The ${ }^{2}{ }^{2} \mathrm{C}$ interface contains a shift register that decodes the command and address bytes, routing the data to the appropriate control registers. Data written to a control register immediately updates the wiper position. Wipers A and B power up in midposition, $D[7: 0]=80 \mathrm{H}$.

## Serial Addressing

The MAX5387 operates as a slave device that receives data through an ${ }^{2}{ }^{2} \mathrm{C}-/ \mathrm{SMBus}^{\mathrm{TM}}$-compatible 2 -wire serial interface. The interface uses a serial-data access (SDA) line and a serial-clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A mas-
ter, typically a microcontroller, initiates all data transfers to the MAX5387, and generates the SCL clock that synchronizes the data transfer (Figure 2).
The MAX5387 SDA line operates as both an input and an open-drain output. The SDA line requires a pullup resistor, typically $4.7 \mathrm{k} \Omega$. The MAX5387 SCL line operates only as an input. The SCL line requires a pullup resistor (typically $4.7 \mathrm{k} \Omega$ ) if there are multiple masters on the 2-wire interface, or if the master in a single-master system provides an open-drain SCL output.
Each transmission consists of a START (S) condition (Figure 3) sent by a master, followed by the MAX5387 7-bit slave address plus the NOP/ $\overline{\mathrm{W}}$ bit (Figure 6), 1 command byte and 1 data byte, and finally a STOP (P) condition (Figure 3).

## START and STOP Conditions

SCL and SDA remain high when the interface is inactive. A master controller signals the beginning of a transmission with a START condition by transitioning SDA from high to low while SCL is high. The master controller issues a STOP condition by transitioning the SDA from low to high while SCL is high, after finishing communicating with the slave. The bus is then free for another transmission.


Figure 2. ${ }^{2} \mathrm{C}$ Serial Interface Timing Diagram

## Dual, 256-Tap, Volatile, Low-Voltage Linear Taper Digital Potentiometer

## Bit Transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable while SCL is high. See Figure 4.

## Acknowledge

The acknowledge bit is a clocked 9th bit that the recipient uses to handshake receipt of each byte of data. See Figure 5. Each byte transferred requires a total of nine bits. The master controller generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse, so the SDA line remains stable low during the high period of the clock pulse.

## Slave Address

The MAX5387 includes a 7-bit slave address (Figure 6). The 8th bit following the 7th bit of the slave address is the NOP/ $\overline{\mathrm{W}}$ bit. Set the NOP/ $\overline{\mathrm{W}}$ bit low for a write command and high for a no-operation command. The device does not support readback.
The device provides three address inputs (A0, A1, and A2), allowing up to eight devices to share a common bus (Table 1). The first 4 bits (MSBs) of the factory-set slave addresses are always 0101. A2, A1, and A0 set the next 3 bits of the slave address. Connect each address input to $\mathrm{V}_{\mathrm{DD}}$ or GND. Each device must have a unique address to share a common bus.


Figure 3. START and STOP Conditions


Figure 4. Bit Transfer


Figure 5. Acknowledge


Figure 6. Slave Address


Figure 7. Command and Single Data Byte Received

## Message Format for Writing

Write to the devices by transmitting the device's slave address with NOP/ $\bar{W}$ (eighth bit) set to zero, followed by at least 2 bytes of information. The first byte of information is the command byte. The second byte is the data byte. The data byte goes into the internal register of the device as selected by the command byte (Figure 7 and Table 2).

## Command Byte

Use the command byte to select the destination of the wiper data. See Table 2.

## Command Descriptions

REG A: The data byte writes to register A and the wiper of potentiometer A moves to the appropriate position. D[7:0] indicates the position of the wiper. $D[7: 0]=00 \mathrm{~h}$ moves the
wiper to the position closest to LA. D[7:0] = FFh moves the wiper to the position closest to HA. D[7:0] is 80 h following power-on.
Table 1. Slave Addresses

| ADDRESS INPUTS |  |  | SLAVE ADDRESS |
| :---: | :---: | :---: | :---: |
| A2 | A1 | A0 |  |
| GND | GND | GND | 0101000 |
| GND | GND | V $_{\text {DD }}$ | 0101001 |
| GND | $V_{D D}$ | GND | 0101010 |
| GND | $V_{D D}$ | V $_{\text {DD }}$ | 0101011 |
| $\mathrm{~V}_{\mathrm{DD}}$ | GND | GND | 0101100 |
| $\mathrm{~V}_{\mathrm{DD}}$ | GND | $\mathrm{V}_{\text {DD }}$ | 0101101 |
| $\mathrm{~V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | GND | 0101110 |
| $\mathrm{~V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}$ | 0101111 |

## Table 2. I2C Command Byte Summary

|  |  | ADDRESS BYTE |  |  |  |  |  |  |  |  | COMMAND BYTE |  |  |  |  |  |  |  |  |  | DATA BYTE |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \frac{\widehat{n}}{\frac{k}{6}} \\ & \frac{\alpha}{6} \end{aligned}$ | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | O <br> 0 <br> 0 <br> O <br> 0 |
| CYCLE NO. |  | A6 | A5 | A4 | A3 | A2 | A1 | A0 | $\overline{\text { W }}$ | $\left\|\begin{array}{c} \mathrm{ACK} \\ (\mathrm{~A}) \end{array}\right\|$ | R7 | R6 | R5 | R4 | R3 | R2 | R1 | R0 | $\begin{gathered} \mathrm{ACK} \\ (\mathrm{~A}) \end{gathered}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | ACK <br> (A) |  |
| REG A |  | 0 | 1 | 0 | 1 | A2 | A1 | A0 | 0 |  | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |
| REG B |  | 0 | 1 | 0 | 1 | A2 | A1 | A0 | 0 |  | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |
| REGS <br> A AND B |  | 0 | 1 | 0 | 1 | A2 | A1 | A0 | 0 |  | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |  |

REG B: The data byte writes to register $B$ and the wiper of potentiometer B moves to the appropriate position. D[7:0] indicates the position of the wiper. $\mathrm{D}[7: 0]=00 \mathrm{~h}$ moves the wiper to the position closest to LB. $\mathrm{D}[7: 0]=\mathrm{FFh}$ moves the wiper to the position closest to HB. $\mathrm{D}[7: 0]$ is 80 h following power-on.
REGS A and B: The data byte writes to registers $A$ and $B$ and the wipers of potentiometers $A$ and $B$ move to the appropriate position. $\mathrm{D}[7: 0]$ indicates the position of the wiper. $\mathrm{D}[7: 0]=00 \mathrm{~h}$ moves the wipers to the position closest to $L_{-}$. $D[7: 0]=F F h$ moves the wipers to the position closest to $\mathrm{H}_{-}$. $\mathrm{D}[7: 0]$ is 80 h following power-on.

## Applications Information

## Variable Gain Amplifier

Figure 8 shows a potentiometer adjusting the gain of a noninverting amplifier. Figure 9 shows a potentiometer adjusting the gain of an inverting amplifier.


Figure 8. Variable Gain Noninverting Amplifier

## Adjustable Dual Regulator

Figure 10 shows an adjustable dual linear regulator using a dual potentiometer as two variable resistors.
Adjustable Voltage Reference
Figure 11 shows an adjustable voltage reference circuit using a potentiometer as a voltage-divider.


Figure 9. Variable Gain Inverting Amplifier


Figure 10. Adjustable Dual Linear Regulator

## Variable Gain Current to Voltage Converter

Figure 12 shows a variable gain current to voltage converter using a potentiometer as a variable resistor.

## LCD Bias Control

Figure 13 shows a positive LCD bias control circuit using a potentiometer as a voltage-divider.
Figure 14 shows a positive LCD bias control circuit usinga potentiometer as a variable resistor.


Figure 11. Adjustable Voltage Reference


Figure 12. Variable Gain I-to-V Converter

## Programmable Filter

Figure 15 shows a programmable filter using a dual potentiometer.

## Offset-Voltage Adjustment Circuit

Figure 16 shows an offset-voltage adjustment circuit using a dual potentiometer.


Figure 13. Positive LCD Bias Control Using a Voltage-Divider


Figure 14. Positive LCD Bias Control Using a Variable Resistor


Figure 15. Programmable Filter

## Chip Information

PROCESS: BiCMOS


Figure 16. Offset-Voltage Adjustment Circuit

## Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE <br> NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 14 TSSOP | $\mathrm{U} 14+1$ | $\underline{21-0066}$ | $\underline{90-0113}$ |

Revision History

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $1 / 10$ | Initial release | - |
| 1 | $4 / 10$ | Added Soldering Temperature in Absolute Maximum Ratings; corrected code <br> in Conditions of -3dB Bandwidth specification in Electrical Characteristics | 2 |
| 2 | $11 / 10$ | Updated figures for optimal circuit operation | $12,13,14$ |
| 3 | $9 / 14$ | Removed automotive references from data sheet | 1 |

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Digital Potentiometer ICs category:

## Click to view products by Maxim manufacturer:

Other Similar products are found below :
604-00010 CAT5111VI-10-GT3 CAT5110TBI-10GT3 CAT5111LI-10-G X9C103S CAT5110TBI-50GT3 CAT5112ZI-50-GT3 CAT5111YI-10-GT3 MCP4351-502E/ML MCP4641-502E/ST MCP4651T-503E/ML MCP4162-103E/SN MCP4451-103E/ML MCP4451502E/ST MCP4532T-103E/MF MCP4631-503E/ST MCP4661-502E/ST CAT5113VI-00-GT3 MCP4641T-502E/ML MCP4021-103E/MS DS1855E-010+ MAX5160LEUA+T MCP4231T-503E/ML MCP4142-104E/MF AD5260BRUZ200-RL7 CAT5113LI-50-G CAT5114LI-00$\underline{G} \underline{A D 5116 B C P Z 10-500 R 7}$ AD5116BCPZ80-500R7 AD5122ABRUZ100 AD5122BCPZ10-RL7 AD5142ABRUZ100 AD5143BCPZ10-RL7 AD5253BRUZ10 AD5253BRUZ50 AD5144TRUZ10-EP AD5160BRJZ10-RL7 AD5162BRMZ100 AD5170BRMZ2.5-RL7 AD5162WBRMZ100-RL7 AD5165BUJZ100-R7 AD5170BRMZ10 AD5170BRMZ10-RL7 AD5170BRMZ2.5 AD5170BRMZ50 $\underline{\text { AD5171BRJZ100-R2 AD5171BRJZ10-R2 AD5171BRJZ5-R7 AD5171BRJZ10-R7 AD5171BRJZ5-R2 }}$

