



# **General Description**

The MAX5477/MAX5478/MAX5479 nonvolatile, dual, linear-taper, digital potentiometers perform the function of a mechanical potentiometer, but replace the mechanics with a simple 2-wire digital interface. Each device performs the same function as a discrete potentiometer or variable resistor and has 256 tap points.

The devices feature an internal, nonvolatile EEPROM used to store the wiper position for initialization during power-up. A write-protect feature prevents accidental overwrites of the EEPROM. The fast-mode I<sup>2</sup>C-compatible serial interface allows communication at data rates up to 400kbps, minimizing board space and reducing interconnection complexity in many applications. Three address inputs allow a total of eight unique address combinations.

The MAX5477/MAX5478/MAX5479 provide three nominal resistance values:  $10k\Omega$  (MAX5477),  $50k\Omega$ (MAX5478), or  $100k\Omega$  (MAX5479). The nominal resistor temperature coefficient is 70ppm/°C end-to-end and 10ppm/°C ratiometric. The low temperature coefficient makes the devices ideal for applications requiring a lowtemperature-coefficient variable resistor, such as lowdrift, programmable gain-amplifier circuit configurations.

The MAX5477/MAX5478/MAX5479 are available in 16pin 3mm x 3mm x 0.8mm TQFN and 14-pin 4.4mm x 5mm TSSOP packages. These devices operate over the extended -40°C to +85°C temperature range.


# **Applications**

Mechanical Potentiometer Replacement Low-Drift Programmable-Gain Amplifiers Volume Control Liquid-Crystal Display (LCD) Contrast Control

# Features

- **♦ Power-On Recall of Wiper Position from Nonvolatile Memory**
- **♦ EEPROM Write Protection**
- ◆ Tinv 3mm x 3mm x 0.8mm Thin QFN Package
- **♦** 70ppm/°C End-to-End Resistance Temperature Coefficient
- **♦ 10ppm/°C Ratiometric Temperature Coefficient**
- **♦** Fast 400kbps I<sup>2</sup>C-Compatible Serial Interface
- ♦ 1µA (max) Static Supply Current
- ♦ Single-Supply Operation: +2.7V to +5.25V
- **♦** 256 Tap Positions per Potentiometer
- ♦ ±0.5 LSB DNL in Voltage-Divider Mode
- ♦ ±1 LSB INL in Voltage-Divider Mode

# **Functional Diagram**



Pin Configurations appear at end of data sheet.

# **Ordering Information/Selector Guide**

PART	TEMP RANGE	PIN-PACKAGE	END-TO-END RESISTANCE (kΩ)	TOP MARK
MAX5477ETE+T	-40°C to +85°C	16 TQFN-EP*	10	ABO
MAX5477EUD+	-40°C to +85°C	14 TSSOP	10	_
MAX5478ETE+T	-40°C to +85°C	16 TQFN-EP*	50	ABP
MAX5478EUD+	-40°C to +85°C	14 TSSOP	50	_
MAX5479ETE+T	-40°C to +85°C	16 TQFN-EP*	100	ABQ
MAX5479EUD+	-40°C to +85°C	14 TSSOP	100	_

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

<sup>\*</sup>EP = Exposed pad.

# ABSOLUTE MAXIMUM RATINGS

SDA, SCL, V <sub>DD</sub> to GND0.3V to +6.0V
All Other Pins to GND0.3V to (V <sub>DD</sub> + 0.3V)
Maximum Continuous Current into H_, L_, and W_
MAX5477±5.0mA
MAX5478±1.3mA
MAX5479±0.6mA
Continuous Power Dissipation (T <sub>A</sub> = +70°C)
16-Pin TQFN (derate 17.5mW/°C above +70°C)1398mW
14-Pin TSSOP (derate 9.1mW/°C above +70°C)727mW

Operating Temperature Range	40°C to +85°C
Maximum Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **PACKAGE THERMAL CHARACTERISTICS (Note 1)**

TQFN	TSSOP
Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ )57.2°C/W Junction-to-Case Thermal Resistance ( $\theta_{JC}$ )40°C/W	Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ )100.4°C/W Junction-to-Case Thermal Resistance ( $\theta_{JC}$ )30°C/W

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to **www.maxim-ic.com/thermal-tutorial**.

# **ELECTRICAL CHARACTERISTICS**

 $(V_{DD} = +2.7V \text{ to } +5.25V, H_{-} = V_{DD}, L_{-} = GND, T_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DD} = +5V, T_{A} = +25^{\circ}\text{C.}) \text{ (Note 2)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC PERFORMANCE (VOLTAGE-	DIVIDER MO	DE)				1
Resolution			256			Taps
Integral Nonlinearity	INL	(Note 3)			±1	LSB
Differential Nonlinearity	DNL	(Note 3)			±0.5	LSB
Dual Code Matching		R0 and R1 set to same code (all codes)			±1	LSB
End-to-End Resistance Temperature Coefficient	TCR			70		ppm/°C
Ratiometric Resistance Temperature Coefficient				10		ppm/°C
		MAX5477		-4		
Full-Scale Error		MAX5478		-0.6		LSB
		MAX5479		-0.3		
		MAX5477		4		
Zero-Scale Error		MAX5478		0.6		LSB
		MAX5479		0.3		
DC PERFORMANCE (VARIABLE-	RESISTOR	MODE)				
Integral Nonlinearity (Note 4)	INL	$V_{DD} = 3V$			±3	LSB
integral Normineality (Note 4)	IINL	$V_{DD} = 5V$			±1.5	LSB
		MAX5477		±1		
Differential Nonlinearity (Note 4)	DNL	MAX5478			±1	LSB
		MAX5479			±1	

# **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD} = +2.7V \text{ to } +5.25V, H_{-} = V_{DD}, L_{-} = GND, T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.}$  Typical values are at  $V_{DD} = +5V, T_{A} = +25^{\circ}C.$ ) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS		
Dual Code Matching			R0 and R1 set to same code all codes), V <sub>DD</sub> = 3V or 5V			±3	LSB	
DC PERFORMANCE (RESISTOR	R CHARACTE	RISTICS)						
Wiper Resistance	Rw	(Note 5)			325	675	Ω	
Wiper Capacitance	Cw				10		pF	
		MAX5477		7.5	10	12.5		
End-to-End Resistance	R <sub>H</sub> L	MAX5478		37.5	50	62.5	kΩ	
		MAX5479		75	100	125		
DIGITAL INPUTS								
logest High Voltage (Nets C)	\/	$V_{DD} = 3.4V \text{ to } 5.25V$		2.4				
Input High Voltage (Note 6)	VIH	V <sub>DD</sub> < 3.4V		0.7 x V <sub>DD</sub>			V	
Input Low Voltage	VIL	(Note 6)				0.8	V	
Output Low Voltage	V <sub>OL</sub>	I <sub>SINK</sub> = 3mA				0.4	V	
WP Pullup Resistance	IWP			255			kΩ	
Input Leakage Current	ILEAK					±1	μΑ	
Input Capacitance					5		pF	
DYNAMIC CHARACTERISTICS								
Crosstalk		HA = 1kHz (0 to V <sub>DD</sub> ), LA LB = GND, measure WB	A = GND,		-75		dB	
		MAX5477			400			
3dB Bandwidth (Note 7)		MAX5478			kHz			
		MAX5479						
Total Harmonic Distortion Plus Noise	THD+N	H_ = 1V <sub>RMS</sub> , f = 1kHz, L measure W_	_ = GND,		0.003		%	
NONVOLATILE MEMORY RELIA	BILITY	•		'			•	
Data Retention		T <sub>A</sub> = +85°C			50		Years	
- I		T <sub>A</sub> = +25°C			200,000		01	
Endurance		T <sub>A</sub> = +85°C			50,000		Stores	
POWER SUPPLY	<u>'</u>	•		•			•	
Power-Supply Voltage	V <sub>DD</sub>			2.70		5.25	V	
		Writing to EEPROM, digital GND or VDD, TA = +25°C			250	400		
Supply Current	I <sub>DD</sub>	Normal operation, digital inputs at GND or		15	20.6	μΑ		
		$V_{DD}$ , $T_A = +25^{\circ}C$	$WP = V_{DD}$		0.5	1		

# TIMING CHARACTERISTICS

 $(V_{DD} = +2.7V \text{ to } +5.25V, H_{-} = V_{DD}, L_{-} = GND, T_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted.}$  Typical values are at  $V_{DD} = +5V, T_{A} = +25^{\circ}\text{C}$ . See Figure 1.) (Notes 9 and 10)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
ANALOG SECTION	•		'			
		MAX5477		325		
Wiper Settling Time (Note 11)	tws	MAX5478		500		ns
		MAX5479		1000		
DIGITAL SECTION			·			
SCL Clock Frequency	fscl				400	kHz
Setup Time for START Condition	tsu:sta		0.6			μs
Hold Time for START Condition	tHD:STA		0.6			μs
SCL High Time	thigh		0.6			μs
SCL Low Time	tLOW		1.3			μs
Data Setup Time	tsu:dat		100			ns
Data Hold Time	thd:dat		0		0.9	μs
SDA, SCL Rise Time	t <sub>R</sub>				300	ns
SDA, SCL Fall Time	tϝ				300	ns
Setup Time for STOP Condition	tsu:sto		0.6			μs
Bus Free Time Between STOP and START Condition	tBUF	Minimum power-up rate = 0.2V/μs	1.3			μs
Pulse Width of Spike Suppressed	tsp				50	ns
Capacitive Load for Each Bus Line	СВ	(Note 12)			400	pF
Write NV Register Busy Time		(Note 13)			12	ms


- Note 2: All devices are production tested at TA = +25°C and are guaranteed by design and characterization for -40°C < TA < +85°C.
- **Note 3:** The DNL and INL are measured with the potentiometer configured as a voltage-divider with H\_ = V<sub>DD</sub> and L\_ = GND. The wiper terminal is unloaded and measured with a high-input-impedance voltmeter.
- Note 4: The DNL and INL are measured with the potentiometer configured as a variable resistor. H<sub>\_</sub> is unconnected and L<sub>\_</sub> = GND. For V<sub>DD</sub> = +5V, the wiper is driven with 400μA (MAX5477), 80μA (MAX5478), or 40μA (MAX5479). For V<sub>DD</sub> = +3V, the wiper is driven with 200μA (MAX5477), 40μA (MAX5478), or 20μA (MAX5479).
- Note 5: The wiper resistance is measured using the source currents given in Note 3.
- **Note 6:** The devices draw current in excess of the specified supply current when the digital inputs are driven with voltages between (Vpp 0.5V) and (GND + 0.5V). See Supply Current vs. Digital Input Voltage in the *Typical Operating Characteristics*.
- Note 7: Wiper at midscale with a 10pF load (DC measurement). L\_ = GND, an AC source is applied to H\_, and the W\_ output is measured. A 3dB bandwidth occurs when the AC W\_/H\_ value is 3dB lower than the DC W\_/H\_ value.
- Note 8: The programming current exists only during power-up and EEPROM writes.
- **Note 9:** The SCL clock period includes rise and fall times ( $t_R = t_F$ ). All digital input signals are specified with  $t_R = t_F = 2$ ns and timed from a voltage level of ( $V_{IL} + V_{IH}$ ) / 2.
- Note 10: Digital timing is guaranteed by design and characterization, and is not production tested.
- **Note 11:** This is measured from the STOP pulse to the time it takes the output to reach 50% of the output step size (divider mode). It is measured with a maximum external capacitive load of 10pF.
- **Note 12:** An appropriate bus pullup resistance must be selected depending on board capacitance. Refer to the I<sup>2</sup>C-bus specification document linked to this web address: www.semiconductors.philips.com/acrobat/literature/9398/39340011.pdf
- Note 13: The idle time begins from the initiation of the STOP pulse.


# MAX5477/MAX5478/MAX5479


# Dual, 256-Tap, Nonvolatile, I<sup>2</sup>C-Interface, Digital Potentiometers


# Typical Operating Characteristics


 $(V_{DD} = +5V, H_{-} = V_{DD}, L_{-} = GND, T_{A} = +25^{\circ}C, unless otherwise noted.)$ 

























# Typical Operating Characteristics (continued)


 $(V_{DD} = +5V, H_{-} = V_{DD}, L_{-} = GND, T_{A} = +25^{\circ}C, unless otherwise noted.)$ 





# Typical Operating Characteristics (continued)


 $(V_{DD} = +5V, H_{-} = V_{DD}, L_{-} = GND, T_{A} = +25^{\circ}C, unless otherwise noted.)$ 















TOTAL HARMONIC DISTORTION PLUS NOISE












# Typical Operating Characteristics (continued)


 $(V_{DD} = +5V, H_{-} = V_{DD}, L_{-} = GND, T_{A} = +25^{\circ}C, unless otherwise noted.)$ 

















# **Pin Description**

Р	PIN		FUNCTION
TSSOP	THIN QFN	NAME	FUNCTION
1	15	НА	Potentiometer A High Terminal
2	14	WA	Potentiometer A Wiper Terminal
3	13	LA	Potentiometer A Low Terminal
4	12	HB	Potentiometer B High Terminal
5	11	WB	Potentiometer B Wiper Terminal
6	10	LB	Potentiometer B Low Terminal
7	9	WP	Write-Protect Input. Connect to GND to allow changes to the wiper position and the data stored in the EEPROM. Connect to V <sub>DD</sub> or leave unconnected to enable the write protection of the EEPROM. See the <i>Write Protect (WP)</i> section for operating instructions.
8	7	GND	Ground
9	6	A2	Address Input 2. Connect to V <sub>DD</sub> or GND (see Table 1).
10	5	A1	Address Input 1. Connect to V <sub>DD</sub> or GND (see Table 1).
11	4	A0	Address Input 0. Connect to V <sub>DD</sub> or GND (see Table 1).
12	3	SDA	I2C Serial Data
13	2	SCL	I2C Clock Input
14	1	V <sub>DD</sub>	Power-Supply Input. Connect a $+2.7V$ to $+5.25V$ power supply to $V_{DD}$ and bypass $V_{DD}$ to GND with a $0.1\mu F$ capacitor installed as close to the device as possible.
_	8, 16	N.C.	No Connection. Do not connect.
_	EP	EP	Exposed Paddle. Do not connect.




Figure 1. I<sup>2</sup>C Serial-Interface Timing Diagram

# **Detailed Description**

The MAX5477/MAX5478/MAX5479 contain two resistor arrays with 255 elements in each array. The MAX5477 has a total end-to-end resistance of  $10k\Omega$ , the MAX5478 has an end-to-end resistance of  $50k\Omega$ , and the MAX5479 has an end-to-end resistance of  $100k\Omega$ . The MAX5477/MAX5478/MAX5479 provide access to the high, low, and wiper terminals for a standard voltage-divider configuration. Connect H\_, L\_, and W\_ in any desired configuration as long as their voltages remain between GND and Vpp.

A simple 2-wire I<sup>2</sup>C-compatible serial interface moves the wiper among the 256 tap points (Figure 2). A non-volatile memory stores the wiper position and recalls the stored wiper position upon power-up. The non-volatile memory is guaranteed for 50 years for wiper data retention and up to 200,000 wiper store cycles.

# **Analog Circuitry**

The MAX5477/MAX5478/MAX5479 consist of two resistor arrays with 255 resistive elements; 256 tap points are accessible to the wipers, along the resistor string between H\_ and L\_. The wiper tap point is selected by programming the potentiometer through the I<sup>2</sup>C interface. An address byte, a command byte, and 8 data bits program the wiper position for each potentiometer. The H\_ and L\_ terminals of the MAX5477/MAX5478/MAX5479 are similar to the two end terminals of a mechanical potentiometer. The MAX5477/MAX5478/MAX5479 feature power-on reset circuitry that loads the wiper position from the nonvolatile memory at power-up.

# **Table 1. Slave Addresses**

AD	DRESS INPU	SLAVE ADDRESS	
A2	<b>A</b> 1	Α0	SLAVE ADDRESS
GND	GND	GND	0101000
GND	GND	$V_{DD}$	0101001
GND	$V_{DD}$	GND	0101010
GND	$V_{DD}$	$V_{DD}$	0101011
V <sub>DD</sub>	GND	GND	0101100
V <sub>DD</sub>	GND	$V_{DD}$	0101101
$V_{DD}$	$V_{DD}$	GND	0101110
$V_{DD}$	$V_{DD}$	$V_{DD}$	0101111




Figure 2. Potentiometer Configuration

Table 2. Write-Protect Behavior of VREG and NVREG

COMMAND	WP = 0	WP = 1
Write to VREG	I <sup>2</sup> C data is written to VREG. Wiper position updates with I <sup>2</sup> C data. No change to NVREG.	Copy NVREG to VREG. Wiper position updates with NVREG data. No change to NVREG.
Write to NVREG	No change to VREG or wiper position. I2C data is written to NVREG.	No change to VREG or wiper position. No change to NVREG.
Copy NVREG to VREG	Copy NVREG to VREG. Wiper position updates with NVREG data. No change to NVREG.	Copy NVREG to VREG. Wiper position updates with NVREG data. No change to NVREG.
Copy VREG to NVREG	Copy VREG to NVREG. No change to VREG or wiper position.	No change to VREG or wiper position. No change to NVREG.

**Table 3. Command Byte Summary** 

			Δ	DD	RES	SS E	зүт	Έ				С	ОМ	MA	ND I	вүт	Έ					D/	ΙTΑ	BY	TE					
001 01/01 5	OT A DT	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26		0700	NOTES
SCL CYCLE NUMBER	START (S)	A6	A5	Α4	АЗ	A2	A1	A0		ACK (A)		TX	NV	>	R3	R2	R1	R0	ACK (A)	D7	D6	D5	D4	D3	D2	D1	D0	ACK (A)	STOP (P)	NOTES
VREG		0	1	0	1	A2	Α1	Α0	0		0	0	0	1	0	0	0	1		D7	D6	D5	D4	D3	D2	D1	D0			
NVREG		0	1	0	1	A2	Α1	Α0	0		0	0	1	0	0	0	0	1		D7	D6	D5	D4	D3	D2	D1	D0			WIPER A
NVREGxVREG		0	1	0	1	A2	Α1	Α0	0		0	1	1	0	0	0	0	1		D7	D6	D5	D4	D3	D2	D1	D0			ONLY
VREGxNVREG		0	1	0	1	A2	Α1	Α0	0		0	1	0	1	0	0	0	1		D7	D6	D5	D4	D3	D2	D1	D0			
VREG		0	1	0	1	A2	Α1	Α0	0		0	0	0	1	0	0	1	0		D7	D6	D5	D4	D3	D2	D1	D0			
NVREG		0	1	0	1	A2	Α1	Α0	0		0	0	1	0	0	0	1	0		D7	D6	D5	D4	D3	D2	D1	D0			WIPER B
NVREGxVREG		0	1	0	1	A2	Α1	Α0	0		0	1	1	0	0	0	1	0		D7	D6	D5	D4	D3	D2	D1	D0			ONLY
VREGxNVREG		0	1	0	1	A2	Α1	Α0	0		0	1	0	1	0	0	1	0		D7	D6	D5	D4	D3	D2	D1	D0			
VREG		0	1	0	1	Α2	Α1	Α0	0		0	0	0	1	0	0	1	1		D7	D6	D5	D4	D3	D2	D1	D0			
NVREG		0	1	0	1	A2	Α1	Α0	0		0	0	1	0	0	0	1	1		D7	D6	D5	D4	D3	D2	D1	D0			WIPERS
NVREGxVREG		0	1	0	1	A2	Α1	Α0	0		0	1	1	0	0	0	1	1		D7	D6	D5	D4	D3	D2	D1	D0			A AND B
VREGxNVREG		0	1	0	1	A2	Α1	Α0	0		0	1	0	1	0	0	1	1		D7	D6	D5	D4	D3	D2	D1	D0			

## **Digital Interface**

The MAX5477/MAX5478/MAX5479 feature an internal, nonvolatile EEPROM that stores the wiper state for initialization during power-up. The shift register decodes the command and address bytes, routing the data to the proper memory registers. Data written to a volatile memory register immediately updates the wiper position, or writes data to a nonvolatile register for storage (see Table 3).

The volatile register retains data as long as the device is powered. Removing power clears the volatile register. The nonvolatile register retains data even after power is removed. Upon power-up, the power-on reset circuitry controls the transfer of data from the nonvolatile register to the volatile register.

## Write Protect (WP)

A write-protect feature prevents accidental overwriting of the EEPROM. Connect WP to  $V_{DD}$  or leave unconnected to prevent any EEPROM write cycles. Writing to the volatile register (VREG) while WP = 1 updates the wiper position with the protected data stored in the nonvolatile register (NVREG). Connect WP to GND to allow write commands to the EEPROM and to update the wiper position from either the value in the EEPROM or directly from the I<sup>2</sup>C interface (Table 2). Connecting WP to GND increases the supply current by 19.6uA (max).

To ensure a fail-safe, write-protect feature, write the data to be protected to both the nonvolatile and volatile registers before pulling WP high. Releasing WP (WP = 0) and sending partial or invalid I<sup>2</sup>C commands (such as single-byte address polling) can load the volatile



register with input shift register data and change the wiper position. Use valid 3-byte  $I^2C$  commands for proper operation. This precautionary operation is necessary only when transitioning from write protected (WP = 1) to not write protected (WP = 0).

### Serial Addressing

The MAX5477/MAX5478/MAX5479 operate as slave devices that send and receive data through an I<sup>2</sup>C-/SMBus<sup>™</sup>-compatible 2-wire serial interface. The interface uses a serial data access (SDA) line and a serial clock line (SCL) to achieve bidirectional communication between master(s) and slave(s). A master, typically a microcontroller, initiates all data transfers to the MAX5477/MAX5478/MAX5479, and generates the SCL clock that synchronizes the data transfer (Figure 1).

The MAX5477/MAX5478/MAX5479 SDA line operates as both an input and an open-drain output. The SDA line requires a pullup resistor, typically 4.7k $\Omega$ . The MAX5477/MAX5478/MAX5479 SCL line operates only as an input. The SCL line requires a pullup resistor (typically 4.7k $\Omega$ ) if there are multiple masters on the 2-wire interface, or if the master in a single-master system has an open-drain SCL output. SCL and SDA should not exceed VDD in a mixed-voltage system, despite the open-drain drivers.

Each transmission consists of a START (S) condition (Figure 3) sent by a master, followed by the MAX5477/MAX5478/MAX5479 7-bit slave address plus the NOP/W bit (Figure 4), 1 command byte and 1 data byte, and finally a STOP (P) condition (Figure 3).

### START and STOP Conditions

Both SCL and SDA remain high when the interface is not busy. A master controller signals the beginning of a transmission with a START condition by transitioning SDA from high to low while SCL is high. The master controller issues a STOP condition by transitioning the SDA from low to high while SCL is high, when it finishes




Figure 3. START and STOP Conditions

communicating with the slave. The bus is then free for another transmission (Figure 3).

### Bit Transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable while SCL is high (Figure 5).

# Acknowledge

The acknowledge bit is a clocked 9th bit that the recipient uses to handshake receipt of each byte of data (Figure 6). Thus, each byte transferred effectively requires 9 bits. The master controller generates the 9th clock pulse, and the recipient pulls down SDA during the acknowledge clock pulse, so the SDA line remains stable low during the high period of the clock pulse.

## Slave Address

The MAX5477/MAX5478/MAX5479 have a 7-bit-long slave address (Figure 4). The 8th bit following the 7-bit slave address is the NOP/W bit. Set the NOP/W bit low for a write command and high for a no-operation command.

The MAX5477/MAX5478/MAX5479 provide three address inputs (A0, A1, and A2), allowing up to eight devices to share a common bus (Table 1). The first 4 bits (MSBs) of the MAX5477/MAX5478/MAX5479 slave addresses are always 0101. A2, A1, and A0 set the next





Figure 4. Slave Address

SMBus is a trademark of Intel Corporation.






Figure 5. Bit Transfer

Figure 6. Acknowledge




Figure 7. Command Byte Received




Figure 8. Command and Single Data Byte Received

3 bits in the slave address. Connect each address input to  $V_{DD}$  or GND to set these 3 bits. Each device must have a unique address to share a common bus.

## **Message Format for Writing**

Write to the MAX5477/MAX5478/MAX5479 by transmitting the device's slave address with NOP/W (8th bit) set to zero, followed by at least 1 byte of information (Figure 7). The 1st byte of information is the command byte. The bytes received after the command byte are the data bytes. The 1st data byte goes into the internal register of the MAX5477/MAX5478/MAX5479 as selected by the command byte (Figure 8).

### Command Byte

Use the command byte to select the source and destination of the wiper data (nonvolatile or volatile memory registers) and swap data between nonvolatile and volatile memory registers (see Table 3).

### **Command Descriptions**

VREG: The data byte writes to the volatile memory register and the wiper position updates with the data in the volatile memory register.

NVREG: The data byte writes to the nonvolatile memory register. The wiper position is unchanged.

NVREGxVREG: Data transfers from the nonvolatile memory register to the volatile memory register (wiper position updates).




Figure 9. Positive LCD Bias Control Using a Voltage-Divider

VREGxNVREG: Data transfers from the volatile memory register into the nonvolatile memory register.

### **Nonvolatile Memory**

The internal EEPROM consists of a 16-bit nonvolatile register that retains the value written to it prior to power down. The nonvolatile register is programmed with the midscale value at the factory. The nonvolatile memory is guaranteed for 50 years for wiper position retention and up to 200,000 wiper write cycles. A write-protect feature prevents accidental overwriting of the EEPROM. Connect WP to VDD or leave open to enable the write-protect feature. The wiper position only updates with the value in the EEPROM when WP = VDD. Connect WP to GND to allow EEPROM write cycles and to update the wiper position from nonvolatile memory or directly from the  $^{12}$ C serial interface.

## **Power-Up**

Upon power-up, the MAX5477/MAX5478/MAX5479 load the data stored in the nonvolatile memory register into the volatile memory register, updating the wiper position with the data stored in the nonvolatile memory register. This initialization period takes 10µs.

## Standby

The MAX5477/MAX5478/MAX5479 feature a low-power standby mode. When the device is not being programmed, it enters into standby mode and supply current drops to 500nA (typ).

# **Applications Information**

The MAX5477/MAX5478/MAX5479 are ideal for circuits requiring digitally controlled adjustable resistance, such as LCD contrast control (where voltage biasing adjusts the display contrast), or for programmable filters with adjustable gain and/or cutoff frequency.




Figure 10. Positive LCD Bias Control Using a Variable Resistor

### **Positive LCD Bias Control**

Figures 9 and 10 show an application where the MAX5477/MAX5478/MAX5479 provide an adjustable, positive LCD bias voltage. The op amp provides buffering and gain to the resistor-divider network made by the potentiometer (Figure 9) or by a fixed resistor and a variable resistor (see Figure 10).

# **Programmable Filter**

Figure 11 shows the MAX5477/MAX5478/MAX5479 in a 1st-order programmable application filter. Adjust the gain of the filter with R<sub>2</sub>, and set the cutoff frequency with R<sub>3</sub>. Use the following equations to calculate the gain (A) and the -3dB cutoff frequency (f<sub>C</sub>):

$$A = 1 + \frac{R_1}{R_2}$$

$$f_C = \frac{1}{2\pi \times R_3 \times C}$$

## Offset Voltage and Gain Adjustment

Connect the high and low terminals of one potentiometer of a MAX5477 between the NULL inputs of a MAX410 and the wiper to the op amp's positive supply to nullify the offset voltage over the operating temperature range. Install the other potentiometer in the feedback path to adjust the gain of the MAX410 (Figure 12).

# Adjustable Voltage Reference

Figure 13 shows the MAX5477/MAX5478/MAX5479 used as the feedback resistors in multiple adjustable voltage reference applications. Independently adjust the output voltages of the MAX6160 parts from 1.23V to V<sub>IN</sub> - 0.2V by changing the wiper positions of the MAX5477/MAX5478/MAX5479.

14 \_\_\_\_\_\_ /I/XI//I




Figure 11. Programmable Filter




Figure 12. Offset Voltage Adjustment Circuit




Figure 13. Adjustable Voltage Reference

# Pin Configurations

### TOP VIEW HA WA 15 14 HA 1 14 V<sub>DD</sub> 12 ΗВ WA 2 13 SCL $V_{DD}$ MIXIM MIXLN 11 LA 3 12 SDA 2 WB SCL MAX5477 MAX5477 MAX5478 MAX5478 HB 4 11 A0 10 3 MAX5479 SDA MAX5479 LB WB 5 10 A1 9 4 WP A0 LB 6 9 A2 5 6 7 8 WP 7 8 GND A2 GND N.C **TSSOP** THIN QFN (4.4mm x 5mm) (3mm x 3mm)

# \_Chip Information

PROCESS: BICMOS

# \_Package Information

For the latest package outline information and land patterns (footprints), go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
16 TQFN-EP	T1633F+3	<u>21-0136</u>	<u>90-0033</u>
14 TSSOP	U14+1	<u>21-0066</u>	<u>90-0113</u>

# **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	8/04	Initial release	_
4	1/09	Updated Ordering Information for lead-free information.	1
5	11/11	Released TQFN packages, revised Ordering Information.	1–4, 15, 16

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Digital Potentiometer ICs category:

Click to view products by Maxim manufacturer:

Other Similar products are found below:

604-00010 CAT5111VI-10-GT3 CAT5110TBI-10GT3 CAT5111LI-10-G X9C103S CAT5110TBI-50GT3 CAT5111ZI-50-GT3

CAT5111YI-10-GT3 MCP4351-502E/ML MCP4641-502E/ST MCP4651T-503E/ML MCP4162-103E/SN MCP4451-103E/ML MCP4451502E/ST MCP4532T-103E/MF MCP4631-503E/ST MCP4661-502E/ST CAT5113VI-00-GT3 MCP4641T-502E/ML MCP4021-103E/MS

DS1855E-010+ MAX5160LEUA+T MCP4231T-503E/ML MCP4142-104E/MF AD5260BRUZ200-RL7 CAT5113LI-50-G CAT5114LI-00G AD5116BCPZ10-500R7 AD5116BCPZ80-500R7 AD5122ABRUZ100 AD5122BCPZ10-RL7 AD5142ABRUZ100 AD5143BCPZ10-RL7

AD5253BRUZ10 AD5253BRUZ50 AD5144TRUZ10-EP AD5160BRJZ10-RL7 AD5162BRMZ100 AD5170BRMZ2.5-RL7

AD5162WBRMZ100-RL7 AD5165BUJZ100-R7 AD5171BRJZ5-R7 AD5171BRJZ10-R7 AD5171BRJZ5-R2