### Ultra-Small, Dual-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

#### **General Description**

The MAX5700/MAX5701/MAX5702 2-channel, low-power, 8-/10-/12-bit, voltage-output digital-to-analog converters (DACs) include output buffers and an internal reference that is selectable to be 2.048V, 2.500V, or 4.096V. The MAX5700/MAX5701/MAX5702 accept a wide supply voltage range of 2.7V to 5.5V with extremely low power (1.5mW) consumption to accommodate most low-voltage applications. A precision external reference input allows rail-to-rail operation and presents a 100k $\Omega$  (typ) load to an external reference.

The MAX5700/MAX5701/MAX5702 have an a 50MHz 3-wire SPI/QSPI™/MICROWIRE®/DSP-compatible serial interface. The DAC output is buffered and has a low supply current of less than 250µA per channel and a low offset error of ±0.5mV (typ). On power-up, the MAX5700/ MAX5701/MAX5702 reset the DAC outputs to zero, providing additional safety for applications that drive valves or other transducers which need to be off on power-up. The internal reference is initially powered down to allow use of an external reference. The MAX5700/MAX5701/ MAX5702 allow simultaneous output updates using software LOAD commands.

A clear logic input ( $\overline{\text{CLR}}$ ) allows the contents of the CODE and the DAC registers to be cleared asynchronously and sets the DAC outputs to zero. The MAX5700/MAX5701/ MAX5702 are available in a 10-pin  $\mu$ MAX® and an ultrasmall, 10-pin TDFN package and are specified over the -40°C to +125°C temperature range.

#### **Applications**

Programmable Voltage and Current Sources

Gain and Offset Adjustment

Automatic Tuning and Optical Control

Power Amplifier Control and Biasing

Process Control and Servo Loops

- Portable Instrumentation
- Data Acquisition

Ordering Information appears at end of data sheet.

QSPI is a trademark of Motorola, Inc.


MICROWIRE is a registered trademark of National Semiconductor Corporation.

µMAX is a registered trademark of Maxim Integrated Products, Inc.

#### **Benefits and Features**

- Two High-Accuracy DAC Channels
  - 12-Bit Accuracy Without Adjustment
  - ±1 LSB INL Buffered Voltage Output
  - Monotonic Over All Operating Conditions
  - Independent Mode Settings for Each DAC
- Three Precision Selectable Internal References
   2.048V, 2.500V, or 4.096V
- Internal Output Buffer
  - Rail-to-Rail Operation with External Reference
  - 4.5µs Settling Time
  - Outputs Directly Drive  $2k\Omega$  Loads
- Small 5mm x 3mm 10-Pin µMAX or Ultra-Small 3mm x 3mm 10-Pin TDFN Package
- Wide 2.7V to 5.5V Supply Range
- Separate 1.8V to 5.5V V<sub>DDIO</sub> Power-Supply Input
- 50MHz 3-Wire SPI/QSPI/MICROWIRE/DSP Compatible Serial Interface
- Power-On-Reset to Zero-Scale DAC Output
- CLR For Asynchronous Control
- Three Software-Selectable Power-Down Output Impedances
  - 1k $\Omega$ , 100k $\Omega$ , or High Impedance
- Low 350 $\mu$ A Supply Current at 3V V<sub>DD</sub>

### **Functional Diagram**





### Ultra-Small, Dual-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **Absolute Maximum Ratings**

V <sub>DD.</sub> V <sub>DDIO</sub> to GND0.3V to +6V
OUT_, REF to GND0.3V to the lower of (V <sub>DD</sub> + 0.3V) and +6V
CSB, SCLK, CLR to GND0.3V to +6V
DIN to GND0.3V to the lower of
(V <sub>DDIO</sub> + 0.3V) and +6V
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )
µMAX (derate at 8.8mW/°C above 70°C)707mW
TDFN (derate at 24.4mW/°C above 70°C)1951mW

Maximum Continuous Current into Any Pin	±50mA
Operating Temperature Range	-40°C to +125°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### Package Thermal Characteristics (Note 1)

μΜΑΧ
Junction-to-Ambient Thermal Resistance $(\theta_{JA})$ 113°C/W
Junction-to-Case Thermal Resistance $(\theta_{JC})$ 42°C/W

TDFN

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <u>www.maximintegrated.com/thermal-tutorial</u>.

#### **Electrical Characteristics**

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS				
DC PERFORMANCE (Note 3)										
		MAX5700	8							
Resolution and Monotonicity	N	MAX5701	10			Bits				
		MAX5702	12							
		MAX5700	-0.25	±0.05	+0.25					
Integral Nonlinearity (Note 4)	INL	MAX5701	-0.5	±0.25	+0.5	LSB				
		MAX5702	-1	±0.5	+1					
	DNL	MAX5700	-0.25	±0.05	+0.25					
Differential Nonlinearity (Note 4)		MAX5701	-0.5	±0.1	+0.5	LSB				
		MAX5702	-1	±0.2	+1					
Offset Error (Note 5)	OE		-5	±0.5	+5	mV				
Offset Error Drift				±10		µV/°C				
Gain Error (Note 5)	GE		-1.0	±0.1	+1.0	%FS				
Gain Temperature Coefficient		With respect to V <sub>REF</sub>		±3.0		ppm of FS/°C				
Zero-Scale Error			0		10	mV				
Full-Scale Error		With respect to V <sub>REF</sub>	-0.5		+0.5	%FS				

# Ultra-Small, Dual-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	со	MIN	ТҮР	MAX	UNITS	
DAC OUTPUT CHARACTERIST	ics	•					
		No load		0		V <sub>DD</sub>	
Output Voltage Range (Note 6)		$2k\Omega$ load to GND		0		V <sub>DD</sub> - 0.2	V
		$2k\Omega$ load to $V_{DD}$		0.2		V <sub>DD</sub>	
			$V_{DD} = 3V \pm 10\%,$ $ I_{OUT}  \le 5mA$		300		
Load Regulation		$V_{OUT} = V_{FS}/2$	$V_{DD} = 5V \pm 10\%,$ $ I_{OUT}  \le 10mA$		300		μV/mA
			$V_{DD} = 3V \pm 10\%,$ $II_{OUT}I \le 5mA$		0.3		Ω
DC Output Impedance		$V_{OUT} = V_{FS}/2$	$V_{DD} = 5V \pm 10\%,$ $ I_{OUT}  \le 10mA$		0.3		52
Maximum Capacitive Load Handling	CL				500		pF
Resistive Load Handling	RL			2			kΩ
Short-Circuit Output Current		V <sub>DD</sub> = 5.5V	Sourcing (output shorted to GND)		30		mA
Short-Circuit Output Current		VDD = 5.5V	Sinking (output shorted to V <sub>DD</sub> )		50		IIIA
DC Power-Supply Rejection		$V_{DD} = 3V \pm 10\% o$	r 5V ±10%		100		μV/V
DYNAMIC PERFORMANCE	1	1		í			
Voltage-Output Slew Rate	SR	Positive and nega	tive		1.0		V/µs
		1/4 scale to 3/4 scale	e, to $\leq$ 1 LSB, MAX5700		2.2		
Voltage-Output Settling Time		1/4 scale to 3/4 scale	e, to $\leq$ 1 LSB, MAX5701		2.6		μs
		1/4 scale to 3/4 scale	e, to $\leq$ 1 LSB, MAX5702		4.5		
DAC Glitch Impulse		Major code transit	ion		7		nV*s
Channel-to-Channel		External reference	)		3.5		nV*s
Feedthrough (Note 7)		Internal reference		3.3			
Digital Feedthrough		Code = 0, all digit V <sub>DDIO</sub>	al inputs from 0V to		0.2		nV*s
Power-Up Time		Startup calibration		200		μs	
		From power-down			50		μs

# Ultra-Small, Dual-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CON	DITIONS	MIN	ТҮР	MAX	UNITS	
			f = 1kHz		90			
		External reference	f = 10kHz		82		-	
		2.048V internal	f = 1kHz		112			
Output Voltage-Noise Density		reference	f = 10 kHz		102			
(DAC Output at Midscale)		2.5V internal	f = 1kHz		125		nV/√Hz	
		reference	f = 10kHz		110		-	
		4.096V internal	f = 1kHz		160			
		reference	f = 10kHz		145			
			f = 0.1Hz to 10Hz		12			
		External reference	f = 0.1Hz to $10kHz$		76			
			f = 0.1Hz to 300kHz		385			
			f = 0.1Hz to $10Hz$		14		]	
		2.048V internal reference	f = 0.1Hz to $10kHz$		91			
Integrated Output Noise		reierence	f = 0.1Hz to 300kHz		450			
(DAC Output at Midscale)			f = 0.1Hz to 10Hz		15		μV <sub>P-P</sub>	
		2.5V internal reference	f = 0.1Hz to $10kHz$		99			
		reference	f = 0.1Hz to 300kHz		470		1	
			f = 0.1Hz to 10Hz		16			
		4.096V internal	f = 0.1Hz to $10kHz$		124			
		reference	f = 0.1Hz to 300kHz		490			
		External reference	f = 1kHz		114			
			f = 10 kHz		99		-	
		2.048V internal	f = 1kHz		175			
Output Voltage-Noise Density		reference	f = 10kHz		153			
(DAC Output at Full Scale)		2.5V internal	f = 1kHz		200		nV/√Hz	
		reference	f = 10 kHz		174		1	
		4.096V internal	f = 1kHz		295			
		reference	f = 10kHz		255			
			f = 0.1Hz to $10Hz$		13			
		External reference	f = 0.1Hz to $10kHz$		94			
			f = 0.1Hz to 300kHz		540			
			f = 0.1Hz to 10Hz		19		-	
		2.048V internal	f = 0.1Hz to $10kHz$		143		]	
Integrated Output Noise		reference	f = 0.1Hz to 300kHz		685		]	
(DAC Output at Full Scale)			f = 0.1Hz to $10Hz$		21		μV <sub>P-P</sub>	
		2.5V internal	f = 0.1Hz to $10kHz$		159		]	
	4.096V interreference		f = 0.1Hz to 300kHz		705		]	
			f = 0.1Hz to 10Hz		26		1	
			f = 0.1Hz to $10kHz$		213		1	
			f = 0.1Hz to 300kHz		750		1	

# Ultra-Small, Dual-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CO	NDITIONS	MIN	ТҮР	MAX	UNITS		
REFERENCE INPUT		·							
Reference Input Range	V <sub>REF</sub>			1.24		V <sub>DD</sub>	V		
Reference Input Current	I <sub>REF</sub>	$V_{\text{REF}} = V_{\text{DD}} = 5.5 \text{V}$	/		55	74	μA		
Reference Input Impedance	R <sub>REF</sub>			75	100		kΩ		
REFERENCE OUPUT									
		V <sub>REF</sub> = 2.048V, T <sub>A</sub>	= +25°C	2.043	2.048	2.053			
Reference Output Voltage	V <sub>REF</sub>	V <sub>REF</sub> = 2.5V, T <sub>A</sub> =	2.494	2.500	2.506	l v			
		$V_{REF} = 4.096V, T_{A}$	= +25°C	4.086	4.096	4.106	]		
			f = 1kHz		129				
		$V_{\text{REF}} = 2.048V$	f = 10kHz		122		]		
			f = 1kHz		158				
Reference Output Noise Density		$V_{\text{REF}} = 2.500 \text{V}$	f = 10kHz		151		nV/√Hz		
			f = 1kHz		254				
		$V_{REF} = 4.096V$	f = 10kHz		237				
			f = 0.1Hz to 10Hz		12				
		V <sub>REF</sub> = 2.048V	f = 0.1Hz to $10kHz$		110		]		
			f = 0.1Hz to 300kHz		390		]		
			f = 0.1Hz to 10Hz		15		]		
Integrated Reference Output Noise		V <sub>REF</sub> = 2.500V	f = 0.1Hz to $10kHz$		129		μV <sub>P-P</sub>		
NOISE			f = 0.1Hz to 300kHz		430				
			f = 0.1Hz to 10Hz		20		]		
		V <sub>REF</sub> = 4.096V	f = 0.1Hz to $10kHz$	205			]		
			f = 0.1Hz to 300kHz		525		]		
Reference Temperature		MAX5702A			±3	±10	/°C		
Coefficient (Note 9)		MAX5700/MAX570	1/MAX5702B		±10	±25	ppm/°C		
Reference Drive Capacity		External load			25		kΩ		
Reference Capacitive Load					200		pF		
Reference Load Regulation		$I_{\text{SOURCE}} = 0$ to 500		2		mV/mA			
Reference Line Regulation				mV/V					
POWER REQUIREMENTS	1	1		·					
		$V_{REF} = 4.096 V$	4.5 5.5			- v			
Supply Voltage	V <sub>DD</sub>	All other options	2.7		5.5	v			
I/O Supply Voltage	V <sub>DDIO</sub>			1.8		5.5	V		

# Ultra-Small, Dual-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **Electrical Characteristics (continued)**

PARAMETER	SYMBOL	CON	DITIONS	MIN	ТҮР	MAX	UNITS	
			V <sub>REF</sub> = 2.048V		0.55	0.75		
		Internal reference	$V_{\text{REF}} = 2.5V$		0.60	0.80	 mA	
Supply Current (Note 10)	I <sub>DD</sub>		V <sub>REF</sub> = 4.096V		0.65	0.90		
			V <sub>REF</sub> = 3V		0.40	0.60		
		External reference	$V_{\text{REF}} = 5V$		0.55	0.75		
Interface Supply Current (Note 10)	I <sub>DDIO</sub>				1	μΑ		
		All DACs off, interna	I reference ON		140			
Power-Down Mode Supply Current	I <sub>PD</sub>	All DACs off, interna $T_A = -40^{\circ}C$ to +85°C			0.5	1	μA	
Gurrent		All DACs off, interna T <sub>A</sub> = +125°C		1.2	2.5			
DIGITAL INPUT CHRACTERISTI	CS (CSB, SC	CLK, DIN, CLR)						
Hysteresis Voltage	V <sub>H</sub>				0.15		V	
har it ligh Voltogo		2.2V < V <sub>DDIO</sub> < 5.5\	0.7x V <sub>DDIO</sub>			V		
Input High Voltage	V <sub>IH</sub>	1.8V < V <sub>DDIO</sub> < 2.2V	/	0.8x V <sub>DDIO</sub>			v	
1 11 X/B		2.2V < V <sub>DDIO</sub> < 5.5V			0.3 x V <sub>DDIO</sub>			
Input Low Voltage	VIL	$1.8V < V_{DDIO} < 2.2V$			0.2 x V <sub>DDIO</sub>	V		
Input Leakage Current	I <sub>IN</sub>	$V_{IN} = 0V \text{ or } V_{DDIO} (I)$	Note 10)		±0.1	±1	μA	
Input Capacitance (Note 10)	C <sub>IN</sub>				3		рF	
SPI TIMING CHARACTERISTICS	6 (CSB, SCLI	K, DIN, CLR) (Note 11	1)					
	ſ	2.7V < V <sub>DDIO</sub> < 5.5V	V			50	N 41 1-	
SCLK Frequency	fsclk	1.8V < V <sub>DDIO</sub> < 2.7V			33	MHz		
SCLK Period		$2.7V < V_{DDIO} < 5.5V$	V	20			20	
SCER Period	<sup>t</sup> SCLK	1.8V < V <sub>DDIO</sub> < 2.7	/	30			ns	
SCLK Pulse Width High	tCH		8			ns		
SCLK Pulse Width Low	t <sub>CL</sub>			8			ns	
CSB Fall to SCLK Fall Setup Time	t <sub>CSS0</sub>	To first SCLK falling	8			ns		
CSB Fall to SCLK Fall Hold Time	t <sub>CSH0</sub>	Applies to inactive S preceding the first S	0			ns		
CSB Rise to SCLK Fall Hold Time	t <sub>CSH1</sub>	Applies to the 24th	0			ns		

## Ultra-Small, Dual-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **Electrical Characteristics (continued)**

 $(V_{DD} = 2.7V \text{ to } 5.5V, V_{DDIO} = 1.8V \text{ to } 5.5V, V_{GND} = 0V, C_L = 200\text{pF}, R_L = 2k\Omega, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted}.$  Typical values are at  $T_A = +25^{\circ}\text{C}.)$  (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
CSB Rise to SCLK Fall	t <sub>CSA</sub>	Applies to the 24th SCLK falling edge, aborted sequence	12			ns
SCLK Fall to CSB Fall	t <sub>CSF</sub> Applies to 24th SCLK falling edge 100				ns	
CSB Pulse Width High	t <sub>CSPW</sub>		20			ns
DIN to SCLK Fall Setup Time	t <sub>DS</sub>		5			ns
DIN to SCLK Fall Hold Time	t <sub>DH</sub>		4.5			ns
CLR Pulse Width Low	t <sub>CLPW</sub>		20			ns
CLR Rise to CSB Fall         t <sub>CSC</sub>		Required for command to be executed	20			ns

**Note 2:** Electrical specifications are production tested at  $T_A = +25^{\circ}C$ . Specifications over the entire operating temperature range are guaranteed by design and characterization. Typical specifications are at  $T_A = +25^{\circ}C$ .

**Note 3:** DC Performance is tested without load.

Note 4: Linearity is tested with unloaded outputs to within 20mV of GND and V<sub>DD</sub>.

**Note 5:** Offset and gain calculated from measurements made with  $V_{REF} = V_{DD}$  at code 30 and 4065 for MAX5702, code 8 and 1016 for MAX5701, and code 2 and 254 for MAX5700.

Note 6: Subject to zero and full-scale error limits and V<sub>REF</sub> settings.

**Note 7:** Measured with all other DAC outputs at midscale with one channel transitioning 0 to full scale.

Note 8: On power-up, the device initiates an internal 200µs (typ) calibration sequence. All commands issued during this time will be ignored.

Note 9: Guaranteed by design.

Note 10: All channels active at  $V_{FS}$ , unloaded. Static logic inputs with  $V_{IL} = V_{GND}$  and  $V_{IH} = V_{DDIO}$ .

**Note 11:** All timing tested with  $V_{IL} = V_{GND}$  and  $V_{IH} = V_{DDIO}$ .

# Ultra-Small, Dual-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface






Figure 1. SPI Serial Interface Timing Diagram

### **Typical Operating Characteristics**




## Ultra-Small, Dual-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface


### **Typical Operating Characteristics (continued)**



## Ultra-Small, Dual-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface


### **Typical Operating Characteristics (continued)**





## Ultra-Small, Dual-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface


### **Typical Operating Characteristics (continued)**



## Ultra-Small, Dual-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **Typical Operating Characteristics (continued)**

(MAX5702, 12-bit performance,  $T_A = +25^{\circ}C$ , unless otherwise noted.)




www.maximintegrated.com

100k

### Ultra-Small, Dual-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **Typical Operating Characteristics (continued)**


(MAX5702, 12-bit performance,  $T_A = +25^{\circ}C$ , unless otherwise noted.)



PERCENT OF POPULATION (%)

# Ultra-Small, Dual-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **Pin Configurations**



### **Pin Description**

PIN	NAME	FUNCTION
1	REF	Reference Voltage Input/Output
2	OUTA	Buffered Channel A DAC Output
3	OUTB	Buffered Channel B DAC Output
4	GND	Ground
5	V <sub>DD</sub>	Supply Voltage Input. Bypass $V_{DD}$ with at least a 0.1 $\mu$ F capacitor to GND.
6	DIN	SPI Interface Data Input
7	SCLK	SPI Interface Clock Input
8	CSB	SPI Chip-Select Input
9	V <sub>DDIO</sub>	Digital Interface Power-Supply Input
10	CLR	Active-Low Clear Input
_	EP	Exposed Pad (TDFN Only). Connect to ground.

### Ultra-Small, Dual-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **Detailed Description**

The MAX5700/MAX5701/MAX5702 are 2-channel, lowpower, 8-/10-/12-bit buffered voltage-output DACs. The 2.7V to 5.5V wide supply voltage range and low-power consumption accommodates most low-power and lowvoltage applications. The devices present a  $100k\Omega$  load to the external reference. The internal output buffers allow rail-to-rail operation. An internal voltage reference is available with software selectable options of 2.048V, 2.5V, or 4.096V. The devices feature a 50MHz, 3-wire SPI/QSPI/MICROWIRE/DSP-compatible serial interface to save board space and reduce the complexity in isolated applications. The MAX5700/MAX5701/MAX5702 include a serial-in/parallel-out shift register, internal CODE and DAC registers, a power-on-reset (POR) circuit to initialize the DAC outputs to code zero, and control logic. CLR is available to asynchronously clear the device independent of the serial interface.

#### DAC Outputs (OUT\_)

The MAX5700/MAX5701/MAX5702 include internal buffers on all DAC outputs. The internal output buffers provide improved load regulation for the DAC outputs. The output buffers slew at 1V/µs (typ) and drive resistive loads as low as  $2k\Omega$  in parallel with as much as 500pF of capacitance. The analog supply voltage (V<sub>DD</sub>) determines the maximum output voltage range of the devices as V<sub>DD</sub> powers the output buffer. Under no-load conditions, the output buffers drive from GND to V<sub>DD</sub>, subject to offset and gain errors. With a  $2k\Omega$  load to GND, the output buffers drive from GND to vithin 200mV of V<sub>DD</sub>. With a  $2k\Omega$  load to V<sub>DD</sub>, the output buffers drive from V<sub>DD</sub> to within 200mV of GND.

The DAC ideal output voltage is defined by:

$$V_{OUT} = V_{REF} \times \frac{D}{2^N}$$

where D = code loaded into the DAC register,  $V_{REF}$  = reference voltage, N = resolution.

#### **Internal Register Structure**

The user interface is separated from the DAC logic to minimize digital feedthrough. Within the serial interface is an input shift register, the contents of which can be routed to control registers, individual, or multiple DACs as determined by the user command.

Within each DAC channel there is a CODE register followed by a DAC latch register (see the *Detailed* 

*Functional Diagram*). The contents of the CODE register hold pending DAC output settings which can later be loaded into the DAC registers. The CODE register can be updated using both CODE and CODE\_LOAD user commands. The contents of the DAC register hold the current DAC output settings. The DAC register can be updated directly from the serial interface using the CODE\_LOAD commands or can upload the current contents of the CODE register using LOAD commands.

The contents of both CODE and DAC registers are maintained during power-down states, so that when the DACs are powered on, they return to their previously stored output settings. Any CODE or LOAD commands issued during power-down states continue to update the register contents. SW\_CLEAR and SW\_RESET commands reset the contents of all CODE and DAC registers to their zeroscale defaults.

#### **Internal Reference**

The MAX5700/MAX5701/MAX5702 include an internal precision voltage reference that is software selectable to be 2.048V, 2.500V, or 4.096V. When an internal reference is selected, that voltage is available on the REF pin for other external circuitry (see the <u>Typical Operating</u> <u>Circuits</u>) and can drive a 25k $\Omega$  load.

#### **External Reference**

The external reference input has a typical input impedance of  $100k\Omega$  and accepts an input voltage from +1.24V to V<sub>DD</sub>. Connect an external voltage supply between REF and GND to apply an external reference. The MAX5700/MAX5701/MAX5702 power up and reset to external reference mode. Visit **www.maximintegrated.com/products/references** for a list of available external voltage-reference devices.

#### Clear Input (CLR)

The MAX5700/MAX5701/MAX5702 feature an asynchronous active-low  $\overline{\text{CLR}}$  logic input that simultaneously sets both DAC outputs to zero. Driving  $\overline{\text{CLR}}$  low clears the contents of both the CODE and DAC registers and also aborts the on-going SPI command. To allow a new SPI command, drive  $\overline{\text{CLR}}$  high, satisfying the t<sub>CSC</sub> timing requirement.

#### Interface Power Supply (V<sub>DDIO</sub>)

The MAX5700/MAX5701/MAX5702 feature a separate supply pin (V<sub>DDIO</sub>) for the digital interface (1.8V to 5.5V). Connect V<sub>DDIO</sub> to the I/O supply of the host processor.

## Ultra-Small, Dual-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

#### **SPI Serial Interface**

The MAX5700/MAX5701/MAX5702 3-wire serial interface is compatible with MICROWIRE, SPI, QSPI, and DSPs. The interface provides three inputs, SCLK, CSB, and DIN. The chip-select input (CSB, active low) frames the data loaded through the serial data input (DIN). Following a CSB input high-to-low transition, the data is shifted in synchronously and latched into the input register on each falling edge of the serial clock input (SCLK). Each serial operation word is 24-bits long. The DAC data is left justified as shown in Table 1. The serial input register transfers its contents to the destination registers after loading 24 bits of data on the 24th SCLK falling edge. To initiate a new SPI operation, drive CSB high and then low to begin the next operation sequence, being sure to meet all relevant timing requirements. During CSB high periods, SCLK is ignored, allowing communication to other devices on the same bus. SPI operations consisting of more than 24 SCLK cycles are executed on the 24th SCLK falling edge, using the first three bytes of data available. SPI operations consisting of less than 24 SCLK cycles will not be executed. The content of the SPI operation consists of a command byte followed by a two byte data word.

Figure 1 shows the timing diagram for the complete 3-wire serial interface transmission. The DAC code settings (D) for the MAX5700/MAX5701/MAX5702 are accepted in an offset binary format (see <u>Table 1</u>). Otherwise, the expected data format for each command is listed in <u>Table 2</u>. See Figure 2 for an example of a typical SPI circuit application.




Figure 2. Typical SPI Application Circuit

#### SPI User-Command Register Map

This section lists the user accessible commands and registers for the MAX5700/MAX5701/MAX5702.

Table 2 provides detailed information about the Command Registers.

PART	B15	B14	B13	B12	B11	B10	<b>B</b> 9	B8	B7	<b>B</b> 6	B5	B4	B3	B2	B1	B0
MAX5700	D7	D6	D5	D4	D3	D2	D1	D0	х	х	х	х	х	х	х	х
MAX5701	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	х	х	х	х	х	х
MAX5702	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	х	х	х	х

### **Table 1. Format DAC Data Bit Positions**

# Ultra-Small, Dual-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

_		lected	the ster(s)	s data E ating	s data E ating yr(s)		e of DACs he vith vith acted)	ear (all ∋rs ∕alues)	reset I rned \$)			
DESCRIPTION		Writes data to the selected CODE register(s)	Transfers data from the selected CODE register(s) to the selected DAC register(s)	Simultaneously writes data to the selected CODE register(s) while updating all DAC registers	Simultaneously writes data to the selected CODE register(s) while updating selected DAC register(s)		Sets the power mode of the selected DACs (DACs selected with a 1 in the corresponding DACn bit are updated, DACs with a 0 in the corresponding DACn bit are not impacted)	Executes a software clear (all CODE and DAC registers cleared to their default values)	Executes a software reset (all CODE, DAC, and control registers returned to their default values)			
BO	1	×	×	×	×		×	×	×			
<u>8</u>	1	×	×	×	×		×	×	×			
B2	1	×	×	×	×		×	×	×			
B3		×	×	×	×		×	×	×			
B4		TER	×	TER	TER		×	×	×			
B5		DE REGIST DATA[3:0]	×	DE REGIST DATA[3:0]	DE REGIST DATA[3:0]		×	×	×			
B6		CODE REGISTER DATA[3:0]	×	CODE REGISTER DATA[3:0]	CODE REGISTER DATA[3:0]		×	×	×			
B7		8	×	CO	8		×	×	×			
B8			×				DACA	×	×			
B9			×				DACB	×	×			
B10		LEB	×				×	×	×			
B11		CODE REGISTER DATA[11:4]	×	CODE REGISTER DATA[11:4]	CODE REGISTER DATA[11:4]		×	×	×			
B12		DE RI DATA	×	DE RI DATA	DE RI DATA		×	×	×			
B13		8	×	00	CO	00	00	00		×	×	×
B14	1		×				×	×	×			
B15			×				×	×	×			
B16	]	NO	NO	NO	NO		Power Mode 00 = Normal 01 = PD 1kΩ 10 = PD 100kΩ 11 = PD 11 = PD	0	-			
B17		ECTI	ECTI	ECTI	ECTI		Power Mode 00 = Normal 01 = PD 1kΩ 10 = PD 100kΩ 11 = PD 11 = PD	0	0			
B18		DAC SELECTION	DAC SELECTION	DAC SELECTION	DAC SELECTION		0	0	0			
B19		DA(	DA(	DA(	DA(	6	0	0	0			
B20		0	Ţ	0	-	AND	0	+	-			
B21		0	0	<del></del>	-	MMO	0	0	0			
) B22	BS	0	0	0	0	O NC	<del></del>	-	-			
B23	MAN	0	0	0	0	<b>ATIC</b>	0	0	0			
COMMAND B23 B22 B21 B20 B19 B18	DAC COMMANDS	CODEn	LOADn	CODEn_ LOAD_ALL	CODEn_ LOADn	CONFIGURATION COMMANDS	POWER	SW_CLEAR	SW_RESET			

**Table 2. SPI Commands Summary** 

# Ultra-Small, Dual-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

COMMAND		B23 B22 B21 B20 B19	B21	B20		B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5 B	B4 B	B3 B2	2 B1	BO	DESCRIPTION
CONFIG	0	-		0	0	0	0	<u>rd_en</u>	×	×	×	×	×	×	DAC B	DAC A	×	×	~ ×	× ×	×	×	×	Sets the DAC Latch Mode of the selected DACs. Only DACS with a 1 in the selection bit are updated by the command. <u>LD_EN</u> = 0: DAC latch is operational (LOAD controlled) <u>LD_EN</u> = 1: DAC latch is transparent
REF	0	-		-	0	ON # DAC	REF Mode 00 = EXT 01 = 2.5V 11 = 4.1V	EF de 2.5V 4.1V	×	×	×	×	×	×	×	×	×	×	~ ×	× ×	×	×	×	Sets the reference operating mode. REF Power (B18): 0 = Internal reference is only powered if at least one DAC is powered 1 = Internal reference is always powered
ALL DAC COMMANDS	MOC	MANE	SC																					
CODE_ALL		0	0	0	0	0	0	0				CODE REGISTER DATA[11:4]	EGIST 11:4]	ER			COD	DE REGIST DATA[3:0]	CODE REGISTER DATA[3:0]	ж	×	×	×	Writes data to all CODE registers
LOAD_ALL		0	0	0	0	0	0	-	×	×	×	×	×	×	×	×	×	×	~ X	× ×	×	×	×	Updates all DAC latches with current CODE register data
CODE_ ALL_ LOAD_ALL		0	0	0	0	0	1	×			COI	CODE REGISTER DATA[11:4]	EGIST [11:4]	ER			COD	DE REGIS <sup>1</sup> DATA[3:0]	CODE REGISTER DATA[3:0]	н Х	×	×	×	Simultaneously writes data to all CODE registers while updating all DAC registers
NO OPERATION COMMANDS	<b>TIO</b>	N COI	MMA	SON																				
:	-	0	0	-	$\times$	$\times$	×	$\times$	$\times$	$\times$	$\times$	$\times$	$\times$	$\times$	$\times$	$\times$	$\times$	$\times$	^ ×	×	×	×	$\times$	
No Operation	-	0	-	$\times$	$\times$	$\times$	$\times$	$\times$	$\times$	$\times$	$\times$	$\times$	$\times$	×	×	$\times$	$\times$	×	^ ×	× ×	×	×	×	I hese commands will have no effect on the device
5 5 5 5	-	-	×	$\times$	$\times$	$\times$	×	×	×	×	×	×	×	×	×	×	×	×	^ ×	× ×	×	×	×	>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
Reserved Commands: Any commands not specifically listed above are reserved for Maxim internal use only.	Jomr	Jands	: Any	com	mand	s not	speci	ifically	y lister	d abo	ve aré	eser	rved 1	for Ma	axim in	Iterna	l use	only.						

Table 2. SPI Commands Summary (continued)

### Ultra-Small, Dual-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

#### **CODEn Command**

The CODEn command (B[23:20] = 0000) updates the CODE register contents for the selected DAC(s). Changes to the CODE register content based on this command will not affect DAC outputs directly unless the DAC latch has been configured to be transparent. Issuing the CODEn command with DAC SELECTION = ALL DACs is equivalent to CODE\_ALL (B[23:16] = 1000000). See Table 2 and Table 3.

#### LOADn Command

The LOADn command (B[23:20] = 0001) updates the DAC register content for the selected DAC(s) by uploading the current contents of the CODE register. The LOADn command can be used with DAC SELECTION = ALL DACs to issue a software load for all DACs, which is equivalent to the LOAD\_ALL (B[23:16] = 1000001) command. See Table 2 and Table 3.

#### CODEn\_LOAD\_ALL Command

The CODEn\_LOAD\_ALL command (B[23:20] = 0010) updates the CODE register contents for the selected DAC(s) as well as the DAC register content of all DACs. Channels for which the CODE register content has not been modified since the last load to DAC register operation will not be updated to reduce digital crosstalk. Issuing this command with DAC\_ADDRESS = ALL is equivalent to the CODE\_ALL\_LOAD\_ALL (B[23:16] = 1000001x) command. The CODEn\_LOAD\_ALL command by definition

will modify at least one CODE register. To avoid this, use the LOADn command with DAC SELECTION = ALL DACs or use the LOAD\_ALL command. See Table 2 and Table 3.

#### CODEn\_LOADn Command

The CODEn\_LOADn command (B[23:20] = 0011) updates the CODE register contents for the selected DAC(s) as well as the DAC register content of the selected DAC(s). Channels for which the CODE register content has not been modified since the last load to DAC register operation will not be updated to reduce digital crosstalk. Issuing this command with DAC SELECTION = ALL DACs is equivalent to the CODE\_ALL\_LOAD\_ALL command. See Table 2 and Table 3.

#### **CODE\_ALL** Command

The CODE\_ALL command (B[23:16] = 10000000) updates the CODE register contents for all DACs. See Table 2.

#### LOAD\_ALL Command

The LOAD\_ALL command (B[23:16] = 10000001) updates the DAC register content for all DACs by uploading the current contents of the CODE registers. See Table 2.

#### CODE\_ALL\_LOAD\_ALL Command

The CODE\_ALL\_LOAD\_ALL command (B[23:16] = 1000001x) updates the CODE register contents for all DACs as well as the DAC register content of all DACs. See <u>Table 2</u>.

B19	B18	B17	B16	DAC SELECTED
0	0	0	0	DAC A
0	0	0	1	DAC B
0	0	1	Х	No effect
Х	1	Х	Х	ALL DACs
1	Х	Х	Х	ALL DACs

#### **Table 3. DAC Selection**

## Ultra-Small, Dual-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

#### **POWER Command**

The MAX5700/MAX5701/MAX5702 feature a softwarecontrolled power-mode (POWER) command (B[23:18] = 010000). The POWER command updates the powermode settings of the selected DACs while the power settings of the rest of the DACs remain unchanged. The new power setting is determined by bits B[17:16] while the affected DAC(s) are selected by bits B[9:8]. If all DACs are powered down, the device enters a STANDBY mode.

In power-down, the DAC output is disconnected from the buffer and is grounded with either one of the two selectable internal resistors or set to high impedance. See <u>Table 5</u> for the selectable internal resistor values in power-down mode. In power-down mode, the DAC register retains its value so that the output is restored when the device powers up. The serial interface remains active in power-down mode. In STANDBY mode, the internal reference can be powered down or it can be set to remain powered-on for external use. Also, in STANDBY mode, devices using the external reference do not load the REF pin. See Table 4.

#### SW\_RESET and SW\_CLEAR Command

The SW\_RESET (B[23:16] = 01010001) and SW\_CLEAR (B[23:16] = 01010000) commands provide a means of issuing a software reset or software clear operation. Use SW\_CLEAR to issue a software clear operation to return all CODE and DAC registers to the zero-scale value. Use SW\_RESET to reset all CODE, DAC, and configuration registers to their default values.

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0
0	1	0	0	0	0	PD1	PD0	Х	Х	Х	Х	Х	Х	В	А	Х	Х	Х	Х	Х	Х	Х	Х
	POV	VER (	Comm	hand			de: = mal 1kΩ			Don't	Care			D/ Sele 1 = Sele 0 = N	tiple AC ction: DAC cted DAC ot ot				Don't	Care			
Det	fault V	alues/	s (all [	DACs	$) \rightarrow$	0	0	Х	Х	Х	Х	Х	Х	1	1	Х	Х	Х	Х	Х	Х	Х	Х

#### Table 4. POWER Command Format

### Table 5. Selectable DAC Output Impedance in Power-Down Mode

PD1 (B17)	PD0 (B16)	OPERATING MODE
0	0	Normal operation
0	1	Power-down with internal $1k\Omega$ pulldown resistor to GND.
1	0	Power-down with internal 100k $\Omega$ pulldown resistor to GND.
1	1	Power-down with high-impedance output.

### Ultra-Small, Dual-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

#### **CONFIG Command**

The CONFIG command (B[23:17] = 0110000) updates the LOAD functions of selected DACs. Issue the command with B16 = 0 to allow the DAC latches to operate normally or with B16 = 1 to disable the DAC latches, making them perpetually transparent. Mode settings of the selected DACs are updated while the mode settings of the rest of the DACs remain unchanged; DAC(s) are selected by bits B[9:8]. See <u>Table 6</u>.

#### **REF Command**

The REF command updates the global reference setting used for all DAC channels. Set B[17:16] = 00 to use an external reference for the DACs or set B[17:16] to 01, 10, or 11 to select either the 2.5V, 2.048V, or 4.096V internal reference, respectively.

If RF2 (B18) is set to zero (default) in the REF command, the reference will be powered down any time all DAC channels are powered down (in STANDBY mode). If RF2 (B18 = 1) is set to one, the reference will remain powered even if all DAC channels are powered down, allowing continued operation of external circuitry. In this mode, the 1µA shutdown state is not available. See <u>Table 7</u>.

#### Table 6. CONFIG Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	<b>B</b> 9	B8	B7	<b>B</b> 6	B5	B4	B3	B2	B1	В0
0	1	1	0	0	0	0	LDB	Х	Х	X	Х	Х	Х	В	А	Х	Х	Х	Х	Х	Х	Х	Х
	C	ONFI	G Cor	nman	d		0 = Normal 1 = Transparent			Don't	Care			DA Seleo 1 = I Seleo	tiple AC ction: DAC cted AC Not			I	Don't	Care			
	Defau	lt Valu	ues (a	III DA	Cs) —	•	0	Х	Х	Х	Х	Х	Х	Sele 1	cted 1	Х	Х	Х	Х	Х	Х	Х	Х

### Table 7. REF Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	<b>B</b> 5	B4	B3	B2	B1	B0
0	1	1	1	0	RF2	RF1	RF0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х
	REF	Comr	nand		0 = Off in Standby 1 = On in Standby	00 = 01 = 10 =					Don't	Care							Don't	Care			
[	Defau	lt Valu	ues →	*	0	0	0	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х

### Ultra-Small, Dual-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **Applications Information**

#### **Power-On Reset (POR)**

When power is applied to  $V_{DD}$  and  $V_{DDIO}$ , the DAC output is set to zero scale. To optimize DAC linearity, wait until the supplies have settled and the internal setup and calibration sequence completes (200µs, typ).

#### Power Supplies and Bypassing Considerations

Bypass  $V_{DD}$  and  $V_{DDIO}$  with high-quality ceramic capacitors to a low-impedance ground as close as possible to the device. Minimize lead lengths to reduce lead inductance. Connect the GND to the analog ground plane.

#### Layout Considerations

Digital and AC transient signals on GND can create noise at the output. Connect GND to form the star ground for the DAC system. Refer remote DAC loads to this system ground for the best possible performance. Use proper grounding techniques, such as a multilayer board with a low-inductance ground plane, or star connect all ground return paths back to the MAX5700/MAX5701/MAX5702 GND. Carefully layout the traces between channels to reduce AC cross-coupling. Do not use wire-wrapped boards and sockets. Use shielding to minimize noise immunity. Do not run analog and digital signals parallel to one another, especially clock signals. Avoid routing digital lines underneath the MAX5700/MAX5701/MAX5702 package.

#### **Definitions**

#### Integral Nonlinearity (INL)

INL is the deviation of the measured transfer function from a straight line drawn between two codes once offset and gain errors have been nullified.

#### **Differential Nonlinearity (DNL)**

DNL is the difference between an actual step height and the ideal value of 1 LSB. If the magnitude of the DNL  $\leq$  1 LSB, the DAC guarantees no missing codes and is monotonic. If the magnitude of the DNL  $\geq$  1 LSB, the DAC output may still be monotonic.

#### **Offset Error**

Offset error indicates how well the actual transfer function matches the ideal transfer function. The offset error is calculated from two measurements near zero code and near maximum code.

#### **Gain Error**

Gain error is the difference between the ideal and the actual full-scale output voltage on the transfer curve, after nullifying the offset error. This error alters the slope of the transfer function and corresponds to the same percentage error in each step.

#### **Zero-Scale Error**

Zero-scale error is the difference between the DAC output voltage when set to code zero and ground. This includes offset and other die level nonidealities.

#### **Full-Scale Error**

Full-scale error is the difference between the DAC output voltage when set to full scale and the reference voltage. This includes offset, gain error, and other die level nonidealities.

#### **Settling Time**

The settling time is the amount of time required from the start of a transition, until the DAC output settles to the new output value within the converter's specified accuracy.

#### **Digital Feedthrough**

Digital feedthrough is the amount of noise that appears on the DAC output when the DAC digital control lines are toggled.


#### **Digital-to-Analog Glitch Impulse**

A major carry transition occurs at the midscale point where the MSB changes from low to high and all other bits change from high to low, or where the MSB changes from high to low and all other bits change from low to high. The duration of the magnitude of the switching glitch during a major carry transition is referred to as the digital-to-analog glitch impulse.

The digital-to-analog power-up glitch is the duration of the magnitude of the switching glitch that occurs as the device exits power-down mode.


# Ultra-Small, Dual-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface


## **Detailed Functional Diagram**



# Ultra-Small, Dual-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

## **Typical Operating Circuits**





# Ultra-Small, Dual-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **Ordering Information**

PART	PIN-PACKAGE	<b>RESOLUTION (BIT)</b>	INTERNAL REFERENCE TEMPCO (ppm/°C)
MAX5700ATB+T	10 TDFN-EP*	8	10 (typ), 25 (max)
MAX5700AUB+	10 µMAX	8	10 (typ), 25 (max)
MAX5701ATB+T	10 TDFN-EP*	10	10 (typ), 25 (max)
MAX5701AUB+	10 µMAX	10	10 (typ), 25 (max)
MAX5702AAUB+	10 µMAX	12	3 (typ), 10 (max)
MAX5702BATB+T	10 TDFN-EP*	12	10 (typ), 25 (max)
MAX5702BAUB+	10 μMAX	12	10 (typ), 25 (max)

Note: All devices are specified over the -40°C to +125°C temperature range.

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

\*EP = Exposed pad.

### **Chip Information**

PROCESS: BICMOS

### **Package Information**

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
10 µMAX	U10+2	<u>21-0061</u>	<u>90-0330</u>
10 TDFN-EP	T1033+1	<u>21-0137</u>	<u>90-0003</u>

# Ultra-Small, Dual-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	9/12	Initial release	—
1	12/12	Updated Electrical Characteristics and Ordering Information	7, 25
2	8/13	Removed future product asterisks for µMAX and TDFN products in the Ordering Information. Updated Input Capacitance in the Electrical Characteristics.	6, 25

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Digital to Analog Converters - DAC category:

Click to view products by Maxim manufacturer:

Other Similar products are found below :

5962-8876601LA PM7545FPCZ AD5311BRMZ-REEL7 AD664AJ AD7534JPZ TCC-103A-RT 057536E 5962-89657023A 702423BB TCC-202A-RT AD664BE TCC-303A-RT TCC-206A-RT AD5770RBCBZ-RL7 DAC8229FSZ-REEL AD5673RBCPZ-2 MCP48FVB24-20E/ST MCP48FVB28-E/MQ MCP48FEB18-20E/ST MCP48FEB18-E/MQ MCP48FEB24-E/MQ MCP48FEB28T-20E/ST MCP47FVB04T-E/MQ MCP48FEB28T-E/MQ MCP48FVB28T-20E/ST MCP47FVB28T-20E/ST MCP47FEB24T-E/MQ MCP48FVB18T-20E/ST MCP47FEB14T-E/MQ MCP48FEB08T-E/MQ MCP48FVB08T-20E/ST MCP47FEB04T-E/MQ MCP47FVB04T-20E/ST AD7524JRZ-REEL LTC1664CGN LTC1664IGN LTC7545ACSW MCP47DA1T-A1E/OT MCP4921-E/MC UC3910D DAC39J84IAAV DAC8218SPAG DAC8562TDGSR MAX545BCPD+ DAC7641YB/250 DAC7611PB DAC0800LCM TLV5638CDR TLC5615IDR DAC900TPWRQ1