Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

General Description

The MAX5723/MAX5724/MAX5725 8-channel, low-power, 8-/10-/12-bit, voltage-output digital-to-analog converters (DACs) include output buffers and an internal 3ppm/°C reference that is selectable to be 2.048V, 2.500V, or 4.096V. The MAX5723/MAX5724/MAX5725 accept a wide supply voltage range of 2.7V to 5.5V with extremely low power (6mW) consumption to accommodate most low-voltage applications. A precision external reference input allows rail-to-rail operation and presents a $100 \mathrm{k}\Omega$ (typ) load to an external reference.

The MAX5723/MAX5724/MAX5725 have a fast 50MHz, 4-wire SPI/QSPITM/MICROWIRE/DSP-compatible serial interface that operates at clock rates up to 50MHz. The DAC output is buffered and has a low supply current of less than 250µA per channel and a low offset error of ± 0.5 mV (typ). On power-up, the MAX5723/MAX5724/MAX5725 reset the DAC outputs to zero or midscale based on the status of M/ \overline{Z} logic input, providing flexibility for a variety of control applications. The internal reference is initially powered down to allow use of an external reference. The MAX5723/MAX5724/MAX5725 allow simultaneous output updates using software LOAD commands or the hardware load DAC logic input (\overline{LDAC}).

The MAX5723/MAX5724/MAX5725 feature a program-mable watchdog function which can be enabled to monitor the I/O interface for activity and integrity.

A clear logic input (CLR) allows the contents of the CODE and the DAC registers to be cleared asynchronously and simultaneously sets the DAC outputs to the programmable default value. The MAX5723/MAX5724/MAX5725 are available in a 20-pin TSSOP and an ultra-small, 20-bump WLP package and are specified over the -40°C to +125°C temperature range.

Applications

Programmable Voltage and Current Sources Gain and Offset Adjustment Automatic Tuning and Optical Control Power Amplifier Control and Biasing Process Control and Servo Loops Portable Instrumentation


QSPI is a trademark of Motorola, Inc.

 μMAX is a registered trademark of Maxim Integrated Products, Inc.

Benefits and Features

- Eight High-Accuracy DAC Channels
 - 12-Bit Accuracy Without Adjustment
 - ±1 LSB INL Buffered Voltage Output
 - Guaranteed Monotonic Over All Operating Conditions
 - Independent Mode Settings for Each DAC
- Three Precision Selectable Internal References
 - 2.048V, 2.500V, or 4.096V
- Internal Output Buffer
 - · Rail-to-Rail Operation with External Reference
 - 4.5µs Settling Time
 - Outputs Directly Drive 2kΩ Loads
- Small 6.5mm x 4.4mm 20-Pin TSSOP or Ultra-Small 2.5mm x 2.3mm 20-Bump WLP Package
- Wide 2.7V to 5.5V Supply Range
- Separate 1.8V to 5.5V V_{DDIO} Power-Supply Input
- Fast 50MHz 4-Wire SPI/QSPI/MICROWIRE/DSP-Compatible Serial Interface
- Programmable Interface Watchdog Timer
- Pin-Selectable Power-On-Reset to Zero-Scale or Midscale DAC Output
- LDAC and CLR for Asynchronous DAC Control
- Three Selectable Power-Down Output Impedances
 - $1k\Omega$, $100k\Omega$, or High Impedance

Functional Diagram



Ordering Information appears at end of data sheet.



Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

Absolute Maximum Ratings

V _{DD} , V _{DDIO} to GND0.3V to +6V	Maximum Continuous Current into Any Pin ±50mA
OUT_, REF to GND	Operating Temperature40°C to +125°C
(V _{DD} + 0.3V) and +6V	Storage Temperature65°C to +150°C
SCLK, CSB, IRQ, M/Z, LDAC, CLR to GND0.3V to +6V	Lead Temperature (TSSOP only) (soldering, 10s)+300°C
DIN, DOUT to GND0.3V to the lower of	Soldering Temperature (reflow) +260°C
(V _{DDIO} + 0.3V) and +6V	
Continuous Power Dissipation (T _A = +70°C)	
TSSOP (derate at 13.6mW/°C above 70°C)1084mW WLP (derate at 21.3mW/°C above 70°C)1700mW	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Thermal Characteristics (Note 1)

TSSOP	WLP
Junction-to-Ambient Thermal Resistance (θ _{JA})73.8°C/W	Junction-to-Ambient Thermal Resistance (θ_{JA})
Junction-to-Case Thermal Resistance (θ _{JC})20°C/W	(Note 2)47°C/W

- **Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.
- Note 2: Visit www.maximintegrated.com/app-notes/index.mvp/id/1891 for information about the thermal performance of WLP packaging.

Electrical Characteristics

 $(V_{DD} = 2.7V \text{ to } 5.5V, V_{DDIO} = 1.8V \text{ to } 5.5V, V_{GND} = 0V, C_L = 200pF, R_L = 2k\Omega, T_A = -40^{\circ}C \text{ to } +125^{\circ}C, \text{ unless otherwise noted.})$ (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC PERFORMANCE (Note 4)						
		MAX5723	8			
Resolution and Monotonicity	N	MAX5724	10			Bits
		MAX5725	12			
		MAX5723	-0.25	±0.05	+0.25	
Integral Nonlinearity (Note 5)	INL	MAX5724	-0.5	±0.2	+0.5	LSB
		MAX5725	-1	±0.5	+1	
		MAX5723	-0.25	±0.05	+0.25	
Differential Nonlinearity (Note 5)	DNL	MAX5724 -0.5		±0.1	+0.5	LSB
		MAX5725	-1	±0.2	+1]
Offset Error (Note 6)	OE		-5	±0.5	+5	mV
Offset Error Drift				±10		μV/°C
Gain Error (Note 6)	GE		-1.0	±0.1	+1.0	%FS
Gain Temperature Coefficient		With respect to V _{REF}		±3.0		ppm of FS/°C

Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

Electrical Characteristics (continued)

 $(V_{DD} = 2.7V \text{ to } 5.5V, V_{DDIO} = 1.8V \text{ to } 5.5V, V_{GND} = 0V, C_L = 200pF, R_L = 2k\Omega, T_A = -40^{\circ}C \text{ to } +125^{\circ}C, \text{ unless otherwise noted.})$ (Note 3)

PARAMETER	SYMBOL	C	ONDITIONS	MIN	TYP	MAX	UNITS
Zero-Scale Error						+10	mV
Full-Scale Error		With respect to \	/ _{REF}	-0.5		+0.5	%FS
DAC OUTPUT CHARACTERIST	rics	1					
		No load		0		V_{DD}	
Output Voltage Range (Note 7)		$2k\Omega$ load to GNE)	0		V _{DD} - 0.2	V
		$2k\Omega$ load to V_{DD}		0.2		V_{DD}	
Lood Deculation		V V /0	$V_{DD} = 3V \pm 10\%,$ $II_{OUT}I \le 5mA$		300) // A
Load Regulation		$V_{OUT} = V_{FS}/2$	$V_{DD} = 5V \pm 10\%$, $II_{OUT}I \le 10mA$		300		- μV/mA
DC Output Impedance		VV 10	$V_{DD} = 3V \pm 10\%,$ $II_{OUT}I \le 5mA$	0.3			
DC Output Impedance		$V_{OUT} = V_{FS}/2$	$V_{DD} = 5V \pm 10\%$, $II_{OUT}I \le 10mA$		0.3		Ω
Maximum Capacitive Load Handling	CL				500		pF
Resistive Load Handling	R _L			2			kΩ
Short Circuit Output Current		\/ E E\/	Sourcing (output shorted to GND)		30		m Λ
Short-Circuit Output Current		V _{DD} = 5.5V	Sinking (output shorted to V _{DD})	50			- mA
DC Power-Supply Rejection		$V_{DD} = 3V \pm 10\%$	or 5V ±10%		100		μV/V
DYNAMIC PERFORMANCE							
Voltage-Output Slew Rate	SR	Positive and neg	ative		1.0		V/µs
		1/4 scale to 3/4 sca	ale, to ≤ 1 LSB, MAX5723		2.2		
Voltage-Output Settling Time		1/4 scale to 3/4 sca	ale, to ≤ 1 LSB, MAX5724		2.6		μs
		1/4 scale to 3/4 sca	ale, to ≤ 1 LSB, MAX5725		4.5		1
DAC Glitch Impulse		Major code trans	sition (code x7FF to x800)		7		nV*s
Channel-to-Channel		Internal referenc	е		3.3		\ /+
Feedthrough (Note 8)		External reference	ce		4.07		nV*s
Digital Feedthrough		Midscale code, a	all digital inputs from 0V to		0.2		nV*s
Power-Up Time		Startup calibration	on time (Note 9)		200		μs
Lower-op Time		From power-dow	/n		50		μs

Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

Electrical Characteristics (continued)

 $(V_{DD}=2.7V\ to\ 5.5V,\ V_{DDIO}=1.8V\ to\ 5.5V,\ V_{GND}=0V,\ C_L=200pF,\ R_L=2k\Omega,\ T_A=-40^{\circ}C\ to\ +125^{\circ}C,\ unless\ otherwise\ noted.)$ (Note 3)

PARAMETER	SYMBOL	CON	IDITIONS	MIN	TYP	MAX	UNITS	
		External reference	f = 1kHz		90			
		External reference	f = 10kHz		82		1	
		2.048V internal	f = 1kHz		112		1	
Output Voltage-Noise Density		reference	f = 10kHz		102] <u></u>	
(DAC Output at Midscale)		2.5V internal	f = 1kHz		125		nV/√Hz	
		reference	f = 10kHz		110		1	
		4.096V internal	f = 1kHz		160		1	
		reference	f = 10kHz		145		1	
			f = 0.1Hz to 10Hz		12			
		External reference	f = 0.1Hz to 10kHz		76		1	
			f = 0.1Hz to 300kHz		385		1	
			f = 0.1Hz to 10Hz		14		1	
		2.048V internal reference	f = 0.1Hz to 10kHz		91		1	
Integrated Output Noise		reference	f = 0.1Hz to 300kHz		450		1	
(DAC Output at Midscale)		0.5)//	f = 0.1Hz to 10Hz		15		μV _{P-P}	
		2.5V internal reference	f = 0.1Hz to $10kHz$		99		1	
		reference	f = 0.1Hz to 300kHz		470		1	
		4.000\/ internal	f = 0.1Hz to 10Hz		16		1	
		4.096V internal reference	f = 0.1Hz to 10kHz		124			
		reference	f = 0.1Hz to 300kHz		490		1	
		F	f = 1kHz		114			
		External reference	f = 10kHz		99		1	
		2.048V internal	f = 1kHz		175		nV/√Hz	
Output Voltage-Noise Density		reference	f = 10kHz		153			
(DAC Output at Full Scale)		2.5V internal	f = 1kHz		200			
		reference	f = 10kHz		174			
		4.096V internal	f = 1kHz		295		1	
		reference	f = 10kHz		255		1	
			f = 0.1Hz to 10Hz		13			
		External reference	f = 0.1Hz to $10kHz$		94]	
			f = 0.1Hz to 300kHz		540]	
		0.040)/:	f = 0.1Hz to 10Hz		19]	
		2.048V internal reference	f = 0.1Hz to 10kHz		143		1	
Integrated Output Noise		1000000	f = 0.1Hz to 300kHz		685		11/-	
(DAC Output at Full Scale)		0.5)/:	f = 0.1Hz to 10Hz		21		μV _{P-P}	
		2.5V internal reference	f = 0.1Hz to $10kHz$		159]	
		1016161106	f = 0.1Hz to 300kHz		705]	
		4.096V internal	f = 0.1Hz to 10Hz		26]	
			f = 0.1Hz to $10kHz$		213			
		reference	f = 0.1Hz to 300kHz		750			

Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

Electrical Characteristics (continued)

 $(V_{DD}=2.7V\ to\ 5.5V,\ V_{DDIO}=1.8V\ to\ 5.5V,\ V_{GND}=0V,\ C_L=200pF,\ R_L=2k\Omega,\ T_A=-40^{\circ}C\ to\ +125^{\circ}C,\ unless\ otherwise\ noted.)$ (Note 3)

Reference Input Current IREF VREF = VDD = 5.5V 5.5 7.4	PARAMETER	SYMBOL	CONI	DITIONS	MIN	TYP	MAX	UNITS
Reference Input Current IREF VREF = VDD = 5.5V 55 74 Reference Input Impedance RREF 75 100	REFERENCE INPUT	,						
Reference Input Current IREF VREF = VDD = 5.5V 55 74 1 1 1 1 1 1 1 1 1	Reference Input Range	V _{REF}			1.24		V_{DD}	V
Reference Input Impedance RREF 75 100 REFERENCE OUTPUT	Reference Input Current	1	$V_{REF} = V_{DD} = 5.5V$			55		μΑ
Neer	Reference Input Impedance	R _{REF}			75	100	,	kΩ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	REFERENCE OUTPUT							
VREF = 4.096V, TA = +25°C			$V_{REF} = 2.048V, T_A =$: +25°C	2.043	2.048	2.053	
MAX5725A	Reference Output Voltage	V _{REF}	$V_{REF} = 2.5V, T_A = +$	25°C	2.494	2.500	2.506	V
MAX5723/MAX5724/MAX5725B			$V_{REF} = 4.096V, T_{A} =$: +25°C	4.086	4.096	4.106	
MAX5/23/MAX5/24/MAX5/25B	Reference Temperature		MAX5725A			±3	±10	ppm/°C
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Coefficient (Note 10)		MAX5723/MAX5724	/MAX5725B		±10	±25	ррпі, с
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Reference Drive Capacity		External load			25		kΩ
Reference Line Regulation 0.05 m	•					200		pF
	Reference Load Regulation		I _{SOURCE} = 0 to 500µ	AL		2		mV/mA
	Reference Line Regulation					0.05		mV/V
Supply Voltage V_{DDIO} All other options 2.7 5.5 $1/O$ Supply Voltage V_{DDIO} 1.8 5.5 $1/O$ Supply Voltage V_{DDIO} 1.8	POWER REQUIREMENTS	-1			,		,	
All other options 2.7 5.5 I/O Supply Voltage V_DDIO Internal reference V_REF = 2.048V 1.6 2 V_REF = 2.5V 1.7 2.1 V_REF = 4.096V 2.0 2.5 V_REF = 3V 1.6 2.0 V_REF = 5V 1.9 2.5 V_REF = 1V 1.9 2.5 V_REF = 1.048V 1.6 2 V_REF = 1.048V 1.6 2 V_REF = 1.048V 1.6 2 V_REF = 1.096V 2.0 2.5 V_REF = 1.096V 2.0 2.0 V_REF = 1.096V 2.0 V_REF = 1.096V 2.0 2.0 V_REF = 1.096V 2.0 2.0	0 1 1 1 1		V _{REF} = 4.096V		4.5		5.5	
Supply Current (Note 11) $I_{DD} = \begin{bmatrix} I_{DE} & V_{REF} = 2.048V & 1.6 & 2 \\ V_{REF} = 2.5V & 1.7 & 2.1 \\ V_{REF} = 4.096V & 2.0 & 2.5 \\ V_{REF} = 3V & 1.6 & 2.0 \\ V_{REF} = 5V & 1.9 & 2.5 \\ \hline I_{DE} & $	Supply voltage	VDD	All other options		2.7		5.5	V
$Supply Current (Note 11) \\ I_{DD} \\ I$	I/O Supply Voltage	V _{DDIO}			1.8		5.5	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				V _{REF} = 2.048V		1.6	2	
			Internal reference	$V_{REF} = 2.5V$		1.7	2.1	1
Power-Down Mode Supply Current IpD Static logic inputs, all outputs unloaded IpD Static logic inputs unloaded IpD IpD IpD IpD Static logic inputs, all input Leakage Current IpN IpD	Supply Current (Note 11)	I _{DD}		V _{REF} = 4.096V		2.0	2.5	mA
Power-Down Mode Supply Current I_{DDIO} Static logic inputs, all outputs unloaded I_{DDIO} Static logic inputs, all input Leakage Current I_{IN} $I_{$			E	V _{REF} = 3V		1.6	2.0	1
Power-Down Mode Supply Current I_{PD} I_{PD} I_{PD} $I_{All\ DACs\ off,\ internal\ reference\ OFF,\ T_A = -40^{\circ}C\ to\ +85^{\circ}C$ $I_{All\ DACs\ off,\ internal\ reference\ OFF,\ T_A = +125^{\circ}C$ $I_{All\ DACs\ off,\ internal\ reference\ OFF,\ T_A = +125^{\circ}C$ $I_{All\ DACs\ off,\ internal\ reference\ OFF,\ T_A = +125^{\circ}C$ $I_{All\ DACs\ off,\ internal\ reference\ OFF,\ T_A = +125^{\circ}C$ $I_{All\ DACs\ off,\ internal\ reference\ OFF,\ T_A = +125^{\circ}C$ $I_{All\ DACs\ off,\ internal\ reference\ OFF,\ T_A = -40^{\circ}C\ to\ +85^{\circ}C$ $I_{All\ DACs\ off,\ internal\ reference\ OFF,\ T_A = -40^{\circ}C\ to\ +85^{\circ}C$ $I_{All\ DACs\ off,\ internal\ reference\ OFF,\ T_A = -40^{\circ}C\ to\ +85^{\circ}C$ $I_{All\ DACs\ off,\ internal\ reference\ OFF,\ T_A = -40^{\circ}C\ to\ +85^{\circ}C$ $I_{All\ DACs\ off,\ internal\ reference\ OFF,\ T_A = -40^{\circ}C\ to\ +85^{\circ}C$ $I_{All\ DACs\ off,\ internal\ reference\ OFF,\ T_A = -40^{\circ}C\ to\ +85^{\circ}C$ $I_{All\ DACs\ off,\ internal\ reference\ OFF,\ T_A = -40^{\circ}C\ to\ +85^{\circ}C$ $I_{All\ DACs\ off,\ internal\ reference\ OFF,\ T_A = -40^{\circ}C\ to\ +85^{\circ}C$ $I_{All\ DACs\ off,\ internal\ reference\ OFF,\ T_A = -40^{\circ}C\ to\ +85^{\circ}C$ $I_{All\ DACs\ off,\ internal\ reference\ OFF,\ T_A = -40^{\circ}C\ to\ +85^{\circ}C$ $I_{All\ DACs\ off,\ internal\ reference\ OFF,\ T_A = -40^{\circ}C\ to\ +85^{\circ}C$ $I_{All\ DACs\ off,\ internal\ reference\ OFF,\ T_A = -40^{\circ}C\ to\ +85^{\circ}C$ $I_{All\ DACs\ off,\ internal\ reference\ OFF,\ T_A = -40^{\circ}C\ to\ +85^{\circ}C$ $I_{All\ DACs\ off,\ internal\ reference\ OFF,\ T_A = -40^{\circ}C\ to\ +85^{\circ}C$ $I_{All\ DACs\ off,\ internal\ reference\ OFF,\ T_A = -40^{\circ}C\ to\ +85^{\circ}C$ $I_{All\ DACs\ off,\ internal\ reference\ OFF,\ T_A = -40^{\circ}C\ to\ +85^{\circ}C$ $I_{All\ DACs\ off,\ internal\ reference\ OFF,\ T_A = -40^{\circ}C\ to\ +85^{\circ}C$ $I_{All\ DACs\ off,\ internal\ reference\ OFF,\ T_A = -40^{\circ}C\ to\ +85^{\circ}C$ $I_{All\ DACs\ off,\ internal\ reference\ OFF,\ T_A = -40^{\circ}C\ to\ +85^{\circ}C$ $I_{All\ DACs\ off,\ internal\ reference\ OFF,\ T_A = -40^{\circ}C\ to\ +85^{\circ}C$ $I_{All\ DACs\ off,\ int$			External reference	V _{REF} = 5V		1.9	2.5	1
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			All DACs off, interna	l reference ON		140	,	
All DACs off, internal reference OFF, $T_A = +125^{\circ}\text{C}$ Digital Supply Current I_{DDIO} Static logic inputs, all outputs unloaded 1 IDGITAL INPUT CHARACTERISTICS (SCLK, DIN, CSB, $\overline{\text{LDAC}}$, $\overline{\text{CLR}}$, $\overline{\text{M/Z}}$) Input Leakage Current I_{IN} $V_{IN} = 0\text{V or }V_{DDIO}$, all inputs except $\overline{\text{M/Z}}$ $\pm 0.1 \pm 1 \pm 1$		l _{PD}				0.7	2	μA
DIGITAL INPUT CHARACTERISTICS (SCLK, DIN, CSB, \overline{LDAC} , \overline{CLR} , \overline{MZ}) Input Leakage Current $ V_{IN} = 0 \text{V or } V_{DDIO}, \text{ all inputs except } M/\overline{Z}$ $ (Note 11) \pm 0.1 \pm 1$	Guirent	All DACs off, internal reference OFF,				2	4	
$V_{\text{IN}} = 0 \text{V or V}_{\text{DDIO}}, \text{ all inputs except M/\overline{Z}}$ Input Leakage Current $I_{\text{IN}} = 0 \text{V or V}_{\text{DDIO}}, \text{ all inputs except M/\overline{Z}}$	Digital Supply Current	I _{DDIO}	Static logic inputs, a	II outputs unloaded			1	μΑ
$V_{\text{IN}} = 0 \text{V or V}_{\text{DDIO}}, \text{ all inputs except M/\overline{Z}}$ Input Leakage Current $I_{\text{IN}} = 0 \text{V or V}_{\text{DDIO}}, \text{ all inputs except M/\overline{Z}}$	DIGITAL INPUT CHARACTER	ISTICS (SCLK	, DIN, CSB, LDAC, C	LR, M/Z)				
\\ \O\\ o\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\			$V_{IN} = 0V$ or V_{DDIO} , all inputs except M/\overline{Z}			±0.1	±1	μA
$V_{IN} = 0V \text{ or } V_{DD}, \text{ for } M/\overline{Z} \text{ (Note 11)}$			$V_{IN} = 0V$ or V_{DD} , for	M/Z (Note 11)				

Ultra-Small, Octal-Channel, 8-/10-/12-Bit **Buffered Output DACs with Internal** Reference and SPI Interface

Electrical Characteristics (continued)

(V_{DD} = 2.7V to 5.5V, V_{DDIO} = 1.8V to 5.5V, V_{GND} = 0V, C_L = 200pF, R_L = 2k Ω , T_A = -40°C to +125°C, unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CON	NDITIONS	MIN	TYP	MAX	UNITS
		(All inputs except	2.2V < V _{DDIO} < 5.5V	0.7 x V _{DDIO}			V
Input High Voltage	V _{IH}	M/\overline{Z})	1.8V < V _{DDIO} < 2.2V	0.8 x V _{DDIO}			.,
		2.7V < V _{DD} < 5.5V	$2.7V < V_{DD} < 5.5V \text{ (for M/\overline{Z})}$				V
		(All inputs except	2.2V < V _{DDIO} < 5.5V			0.3 x V _{DDIO}	V
Input Low Voltage	V _{IL}	M/\overline{Z})	1.8V < V _{DDIO} < 2.2V			0.2 x V _{DDIO}	V
		2.7V < V _{DD} < 5.5V	(for M/\overline{Z})			0.3 x V _{DD}	V
Input Capacitance (Note 10)	C _{IN}					10	рF
Hysteresis Voltage	V _H				0.15		V
DIGITAL OUTPUT (IRQ)							
Output Low Voltage	V _{OL}	I _{SINK} = 3mA				0.2	V
Output Inactive Leakage	loff				±0.1	±1	μΑ
Output Inactive Capacitance (Note 10)	C _{OFF}					10	pF
DIGITAL OUTPUT (DOUT)				'			
Output High Voltage	V _{OH}	V _{DDIO} > 2.5V, I _{SOL}	JRCE = 3mA	V _{DDIO} - 0.2			V
Output Flight Voltage	VOH	V _{DDIO} > 1.8V, I _{SOL}	JRCE = 2mA	V _{DDIO} - 0.2			V
Output Low Voltage	V _{OL}	$V_{DDIO} > 2.5V$, I_{SIN}	$\zeta = 3mA$			0.2	V
Output Low Voltage	VOL	$V_{DDIO} > 1.8V, I_{SIN}$	< = 2mA			0.2	V
Output Short-Circuit Current	I _{OSS}	I _{SINK} , I _{SOURCE}			±100		mA
Output Three-State Leakage	l _{OZ}				±0.1	±1	μΑ
Output Three-State Capacitance	C _{OZ}				10		pF
WATCHDOG TIMER CHARACT	ERISTICS	•					
Watchdog Timer Period	twdosc	$V_{DD} = 3V, T_A = +2$	5°C	0.95	1	1.05	ms
Watchdog Timer Period Supply Drift		V _{DD} = 2.7V to 5.5V	, T _A = +25°C		0.6		%/V
Watchdog Timer Period Temperature Drift		V _{DD} = 3V			0.0375		%/°C

Maxim Integrated | 6 www.maximintegrated.com

Ultra-Small, Octal-Channel, 8-/10-/12-Bit **Buffered Output DACs with Internal** Reference and SPI Interface

Electrical Characteristics (continued)

(V_{DD} = 2.7V to 5.5V, V_{DDIO} = 1.8V to 5.5V, V_{GND} = 0V, C_L = 200pF, R_L = 2k Ω , T_A = -40°C to +125°C, unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
SPI TIMING CHARACTERISTIC	S						·
			Write mode	0		50	
		2.7V < V _{DDIO} < 5.5V	Read mode, strobing on 1 SCLK	0		25	
001// 5	£.		Read mode, strobing on ½ SCLK	0		12.5] NALI-
SCLK Frequency	fsclk		Write mode	0		33	- MHz
		1.8V < V _{DDIO} < 2.7V	Read mode, strobing on 1 SCLK	0		20	
			Read mode, strobing on ½ SCLK	0		10	
SCLK Period	+	2.7V < V _{DDIO} < 5.5V	, write mode	20			no
SCLK Period	tsclk	1.8V < V _{DDIO} < 2.7V	1.8V < V _{DDIO} < 2.7V, write mode				ns
SCLK Pulse Width High	^t CH			8			ns
SCLK Pulse Width Low	t _{CL}			8			ns
CCD Fall to CCL I/ Fall Catus Time		To first SCLK falling	2.7V < V _{DDIO} < 5.5V	8			
CSB Fall to SCLK Fall Setup Time	t _{CSS0}	edge	1.8V < V _{DDIO} < 2.7V	12			ns
CSB Fall to SCLK Fall Hold Time	t _{CSH0}	Applies to inactive SC preceding the first SC		0			ns
CSB Rise to SCLK Fall Hold Time	t _{CSH1}	Applies to the 24th SC	CLK falling edge	0			ns
CSB Rise to SCLK Fall	t _{CSA}	Applies to the 24th SC aborted sequence	CLK falling edge,	12			ns
SCLK Fall to CSB Fall	t _{CSF}	Applies to 24th SCL	K falling edge	100			ns
CSB Pulse Width High	tCSPW			20			ns
DIN to SCLK Fall Setup Time	t _{DS}			5			ns
DIN to SCLK Fall Hold Time	t _{DH}			4.5			ns
CLR Pulse Width Low	t _{CLPW}			20			ns
CLR Rise to CSB Fall	tcsc	Required for commar	nd to be executed	20			ns
LDAC Pulse Width Low	Pulse Width Low t _{LDPW}			20			ns
LDAC Fall to SCLK Fall Hold	t _{LDH}	Applies to 24th SCLK	Applies to 24th SCLK falling edge				ns
CCLI/ Fall to DOLIT Transition		DPHA = 0,	2.7V < V _{DDIO} < 5.5V			35	no
SCLK Fall to DOUT Transition	t _{DOT}	$C_{LOAD} = 20pF$	1.8V < V _{DDIO} < 2.7V			40	ns
CCLI/ Diag to DOUT Transition	+-	DPHA = 1,	2.7V < V _{DDIO} < 5.5V			35	
SCLK Rise to DOUT Transition	tDOT	$C_{LOAD} = 20pF$	1.8V < V _{DDIO} < 2.7V			40	ns

Maxim Integrated | 7 www.maximintegrated.com

Electrical Characteristics (continued)

 $(V_{DD}=2.7V \text{ to } 5.5V, V_{DDIO}=1.8V \text{ to } 5.5V, V_{GND}=0V, C_L=200 pF, R_L=2k\Omega, T_A=-40^{\circ}C \text{ to } +125^{\circ}C, \text{ unless otherwise noted.})$ (Note 3)

PARAMETER	SYMBOL	CON	MIN	TYP	MAX	UNITS	
SCLK Fall to DOUT Hold	t _{DOH}	DPHA = 0, C _{LOAD}	= 0pF	2			ns
SCLK Rise to DOUT Hold	tDOH	DPHA = 1, C _{LOAD}	= 0pF	2			ns
CSB Fall to DOUT Fall	t _{DOE}	Enable time, C _{LOAI}) = 20pF			20	ns
CSB Rise to DOUT Hi-Z		Disable time	2.7V < V _{DDIO} < 5.5V			20	no
CSB Rise to DOUT HI-Z	t _{DOZ}	Disable time	1.8V < V _{DDIO} < 2.7V			40	ns

- **Note 3:** Electrical specifications are production tested at $T_A = +25$ °C. Specifications over the entire operating temperature range are guaranteed by design and characterization. Typical specifications are at $T_A = +25$ °C.
- **Note 4:** DC performance is tested without load, $V_{REF} = V_{DD}$.
- Note 5: Linearity is tested with unloaded outputs to within 20mV of GND and VDD.
- **Note 6:** Gain and offset calculated from measurements made with $V_{REF} = V_{DD}$ at codes 30 and 4065 for MAX5725, codes 8 and 1016 for MAX5724, and codes 2 and 254 for MAX5723.
- Note 7: Subject to zero- and full-scale error limits and V_{RFF} settings.
- Note 8: Measured with all other DAC outputs at midscale with one channel transitioning 0 to full scale.
- Note 9: On power-up, the device initiates an internal 200μs (typ) calibration sequence. All commands issued during this time will be ignored.
- Note 10: Guaranteed by design.
- Note 11: All channels active at V_{FS} , unloaded. Static logic inputs with $V_{IL} = V_{GND}$ and $V_{IH} = V_{DDIO}$ for all inputs.






Figure 1. SPI Serial Interface Timing Diagram


www.maximintegrated.com


Typical Operating Characteristics


(MAX5725, 12-bit performance, $T_A = +25$ °C, unless otherwise noted.)



















Typical Operating Characteristics (continued)

(MAX5725, 12-bit performance, $T_A = +25^{\circ}C$, unless otherwise noted.)


OFFSET AND ZERO-SCALE ERROR vs. TEMPERATURE




FULL-SCALE ERROR AND GAIN ERROR vs. TEMPERATURE




SUPPLY CURRENT vs. SUPPLY VOLTAGE




FULL-SCALE ERROR AND GAIN ERROR vs. SUPPLY VOLTAGE



SUPPLY CURRENT vs. TEMPERATURE





POWER-DOWN MODE SUPPLY CURRENT vs. Supply voltage





Typical Operating Characteristics (continued)


(MAX5725, 12-bit performance, $T_A = +25^{\circ}C$, unless otherwise noted.)
















Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface


Typical Operating Characteristics (continued)

(MAX5725, 12-bit performance, $T_A = +25$ °C, unless otherwise noted.)












POWER-ON RESET TO OV



$\begin{array}{l} \text{CHANNEL-TO-CHANNEL FEEDTHROUGH} \\ \text{(VDD} = 5\text{V}, \text{V}_{REF} = 4.096\text{V}, \text{T}_{A} = +25^{\circ}\text{C}, \text{NO LOAD)} \end{array}$




CHANNEL-TO-CHANNEL FEEDTHROUGH (VDD = 5V, VREF = 4.096V (INTERNAL), TA = +25°C, RL = $2k\Omega$, CL = 200pF)




Typical Operating Characteristics (continued)

(MAX5725, 12-bit performance, $T_A = +25$ °C, unless otherwise noted.)


DIGITAL FEEDTHROUGH (VDD = $V_{REF} = 5V$, $R_L = 10k\Omega$)




OUTPUT LOAD REGULATION




OUTPUT CURRENT LIMITING



$\begin{aligned} & \text{HEADROOM AT RAILS} \\ & \text{vs. OUTPUT CURRENT (VDD} = \text{V}_{REF}) \end{aligned}$



NOISE-VOLTAGE DENSITY vs. FREQUENCY (DAC AT MIDSCALE)




Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface


Typical Operating Characteristics (continued)

(MAX5725, 12-bit performance, $T_A = +25^{\circ}C$, unless otherwise noted.)


0.1Hz TO 10Hz OUTPUT NOISE, EXTERNAL REFERENCE ($V_{DD}=5V,\ V_{REF}=4.5V$)




0.1Hz TO 10Hz OUTPUT NOISE, INTERNAL REFERENCE (VDD = 5V VDEE = 2 048V)



0.1Hz TO 10Hz OUTPUT NOISE, INTERNAL REFERENCE ($V_{DD}=5V,\,V_{REF}=2.5V$)




0.1Hz TO 10Hz OUTPUT NOISE, INTERNAL REFERENCE ($V_{DD} = 5V$, $V_{REF} = 4.096V$)





Typical Operating Characteristics (continued)

(MAX5725, 12-bit performance, $T_A = +25$ °C, unless otherwise noted.)




SUPPLY CURRENT vs. SUPPLY VOLTAGE







REFERENCE LOAD REGULATION



WATCHDOG TIMER PERIOD HISTOGRAM




WATCHDOG TIMER FREQUENCY



Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

Pin Configurations



Pin Description

ı	PIN		
TSSOP	WLP	NAME	FUNCTION
1	D3	REF	Reference Voltage Input/Output
2	D2	DAC0	DAC Channel 0 Voltage Output
3	D1	OUT1	DAC Channel 1 Voltage Output
4	C1	OUT2	DAC Channel 2 Voltage Output
5	C2	OUT3	DAC Channel 3 Voltage Output
6	B2	OUT4	DAC Channel 4 Voltage Output
7	B1	OUT5	DAC Channel 5 Voltage Output
8	A1	OUT6	DAC Channel 6 Voltage Output
9	A2	OUT7	DAC Channel 7 Voltage Output
10	В3	V _{DD}	Analog Supply Voltage
11	А3	$V_{\rm DDIO}$	Digital Supply Voltage
12	A4	DOUT	SPI Serial Data Output
13	A5	DIN	SPI Serial Data Input
14	B5	SCLK	SPI Serial Clock Input
15	B4	CSB	SPI Chip-Select Input
16	C5	ĪRQ	Active-Low Open Drain Interrupt Output. IRQ low indicates watchdog timeout.
17	C4	CLR	Active-Low Asynchronous DAC Clear Input
18	D5	LDAC	Active-Low Asynchronous DAC Load Input
19	D4	GND	Ground
20	C3	M/Z	DAC Output Reset Selection. Connect M/\overline{Z} to GND for zero-scale and connect M/\overline{Z} to V_{DD} for midscale.

Detailed Description

The MAX5723/MAX5724/MAX5725 are 8-channel, lowpower, 8-/10-/12-bit buffered voltage-output DACs. The 2.7V to 5.5V wide supply voltage range and low-power consumption accommodates most low-power and lowvoltage applications. The devices present a $100k\Omega$ load to the external reference. The internal output buffers allow rail-to-rail operation. An internal voltage reference is available with software-selectable options of 2.048V. 2.500V, or 4.096V. The devices feature a fast 4-wire SPI/QSPI/MICROWIRE/DSP-compatible serial interface to save board space and reduce the complexity in isolated applications interface. The MAX5723/MAX5724/ MAX5725 include a serial-in/parallel-out shift register, internal CODE and DAC registers, a power-on-reset (POR) circuit to initialize the DAC outputs to zero scale $(M/\overline{Z} = 0)$ or midscale $(M/\overline{Z} = 1)$, and control logic.

CLR is available to asynchronously clear the DAC outputs to a user-programmable default value, independent of the serial interface. LDAC is available to simultaneously update selected DACs on one or more devices. The MAX5723/MAX5724/MAX5725 also feature user-configurable interface watchdog, with status indicated by the IRQ output.

DAC Outputs (OUT_)

The MAX5723/MAX5724/MAX5725 include internal buffers on all DAC outputs, which provide improved load regulation for the DAC outputs. The output buffers slew at 1V/µs (typ) and drive resistive loads are as low as $2k\Omega$ in parallel with as much as 500pF of capacitance. The analog supply voltage (VDD) determines the maximum output voltage range of the devices since it powers the output buffers. Under no-load conditions, the output buffers drive from GND to VDD, subject to offset and gain errors. With a $2k\Omega$ load to GND, the output buffers drive from GND to within 200mV of VDD. With a $2k\Omega$ load to VDD, the output buffers drive from VDD to within 200mV of GND.

The DAC ideal output voltage is defined by:

$$V_{OUT} = V_{REF} \times \frac{D}{2^N}$$

where D = code loaded into the DAC register, $V_{REF} = \text{reference voltage}$, N = resolution.

Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

Internal Register Structure

The user interface is separated from the DAC logic to minimize digital feedthrough. Within the serial interface is an input shift register, the contents of which can be routed to control registers, individual, or multiple DACs as determined by the user command.

Within each DAC channel there is a CODE register followed by a DAC latch register (see the <u>Detailed Functional Diagram</u>). The contents of the CODE register hold pending DAC output settings which can later be loaded into the DAC registers. The CODE register can be updated using both CODE and CODE_LOAD user commands. The contents of the DAC register hold the current DAC output settings. The DAC register can be updated directly from the serial interface using the CODE_LOAD commands or can upload the current contents of the CODE register using LOAD commands or the LDAC logic input.

The contents of both CODE and DAC registers are maintained during power-down states, so that when the DACs are powered on, they return to their previously stored output settings. Any CODE or LOAD commands issued during power-down states continue to update the register contents.

Once the device is powered up, each DAC channel can be independently programmed with a desired RETURN value using the RETURN command. This becomes the value the CODE and DAC registers will use in the event of any watchdog, clear or gate activity, as selected by the DEFAULT command.

Hardware $\overline{\text{CLR}}$ operations and SW_CLEAR commands return the contents of all CODE and DAC registers to their user-selected defaults. SW_RESET commands will reset CODE and DAC register contents to their M/Z selected initial codes. A SW_GATE state can be used to momentarily hold selected DAC outputs in their DEFAULT positions. The contents of CODE and DAC registers can be manipulated by watchdog timer activity, enabling a variety of safety features.

Internal Reference

The MAX5723/MAX5724/MAX5725 include an internal precision voltage reference that is software selectable to be 2.048V, 2.500V, or 4.096V. When an internal reference is selected, that voltage is available on the REF output for other external circuitry (see the $\underline{Typical\ Operating\ Circuits}$) and can drive loads down to $25k\Omega$.

External Reference

The external reference input has a typical input impedance of $100k\Omega$ and accepts an input voltage from +1.24V to V_{DD} . Apply an external voltage between REF and GND to use an external reference. The MAX5723/MAX5724/MAX5725 power up and reset to external reference mode. Visit www.maximintegrated.com/products/references for a list of available external voltage-reference devices.

M/Z Input

The MAX5723/MAX5724/MAX5725 feature a pin-selectable DAC reset state using the M/ \overline{Z} input. Upon a poweron reset, all CODE and DAC data registers are reset to zero scale (M/ \overline{Z} = GND) or midscale (M/ \overline{Z} = V_{DD}). M/ \overline{Z} is referenced to V_{DD} (not V_{DDIO}). In addition, M/ \overline{Z} must be valid at the time the device is powered up—connect M/ \overline{Z} directly to V_{DD} or GND.

Load DAC (LDAC) Input

The MAX5723/MAX5724/MAX5725 feature an active-low asynchronous $\overline{\text{LDAC}}$ logic input that allows DAC outputs to update simultaneously. Connect $\overline{\text{LDAC}}$ to V_{DDIO} or keep $\overline{\text{LDAC}}$ high during normal operation when the device is controlled only through the serial interface. Drive $\overline{\text{LDAC}}$ low to update the DAC outputs with data from the CODE registers. Holding $\overline{\text{LDAC}}$ low causes the DAC registers to become transparent and CODE data is passed through to the DAC registers immediately updating the DAC outputs. A software CONFIG command can be used to configure the $\overline{\text{LDAC}}$ operation of each DAC independently.

Clear (CLR) Input

The MAX5723/MAX5724/MAX5725 feature an asynchronous active-low $\overline{\text{CLR}}$ logic input that simultaneously sets all selected DAC outputs to their programmable DEFAULT states. Driving $\overline{\text{CLR}}$ low clears the contents of both the CODE and DAC registers and also ignores any on-going SPI command which modifies registers associated with a DAC configured to accept clear operations. To allow a new SPI command, drive $\overline{\text{CLR}}$ high, satisfying the tose timing requirement. A software CONFIG com-

Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

mand can be used to configure the clear operation of each DAC independently.

Watchdog Feature

The MAX5723/MAX5724/MAX5725 feature an interface watchdog timer with programmable timeout duration. This monitors the I/O interface for activity and integrity. If the watchdog is enabled, the host processor must write a valid command to the device within the timeout period to prevent a timeout. If the watchdog is allowed to timeout, selected DAC outputs are returned to the programmable DEFAULT state, protecting the system against control faults.

By default, all watchdog features are disabled; users wishing to activate any watchdog feature must configure the device accordingly. Individual DAC channels can be configured using the CONFIG command to accept the watchdog alarm and to gate, clear, or hold their outputs in response to an alarm. A watchdog refresh event and watchdog behavior upon timeout is defined by a programmable safety level using the WDOG_CONFIG command.

IRQ Output

The MAX5723/MAX5724/MAX5725 feature an active-low open-drain interrupt output indicating to the host when a watchdog timeout has occurred.

Interface Power Supply (V_{DDIO})

The MAX5723/MAX5724/MAX5725 feature a separate supply input (V_{DDIO}) for the digital interface (1.8V to 5.5V). Connect V_{DDIO} to the I/O supply of the host processor.

SPI Serial Interface

The MAX5723/MAX5724/MAX5725 4-wire serial interface is compatible with MICROWIRE, SPI, QSPI, and DSPs. The interface provides three inputs, SCLK, CSB, and DIN. The chip-select input (CSB, active-low) frames the data loaded through the serial data input (DIN). Following a CSB input high-to-low transition, the data is shifted in synchronously and latched into the input register on each falling edge of the serial clock input (SCLK). Each serial operation word is 24-bits long. The DAC data is left justified as shown in Table 1. The serial

Table 1. Format DAC Data Bit Positions

PART	B15	B14	B13	B12	B11	B10	В9	B8	B7	В6	B5	B4	В3	B2	B1	В0
MAX5723	D7	D6	D5	D4	D3	D2	D1	D0	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
MAX5724	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Χ	Χ	Χ	Χ	Χ	Χ
MAX5725	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Х	Χ	Х	X

Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

input register transfers its contents to the destination registers after loading 24 bits of data on the 24th SCLK falling edge. To initiate a new SPI operation, drive CSB high and then low to begin the next operation sequence, being sure to meet all relevant timing requirements. During CSB high periods, SCLK is ignored, allowing communication to other devices on the same bus. SPI operations consisting of more than 24 SCLK cycles are executed on the 24th SCLK falling edge, using the first three bytes of data available. SPI operations consisting of less than 24 SCLK cycles will not be executed. The content of the SPI operation consists of a command byte followed by a two-byte data word.

The DOUT phase for all SPI_READ commands is determined by the readback command used, allowing the selection of the SCLK DOUT update edge best suited to the digital I/O implementation, maximizing data transfer speed and/or timing margin.

Guaranteed non-zero DOUT hold times allow the microprocessor to strobe DOUT on the same edge as the MAX5723/MAX5724/MAX5725 updates for fastest SPI read mode transfers. For example, if DPHA = 0 is used, the MAX5723/MAX5724/MAX5725 update DOUT in response to SCLK falling edges 8-23, while a microprocessor (μ P) with low data hold time requirements can strobe in the DOUT data on SCLK falling edges 9-24. The device supports readback speeds of up to 25MHz for a microprocessor with 5ns data input setup requirements and allowing 35ns for tDOT at VDDIO > 2.7V.

Variable DOUT phase also supports microprocessors with longer data input hold time requirements. For example, if DPHA = 1 is used, the MAX5723/MAX5724/MAX5725 updates DOUT in response to SCLK rising edges 9-24 while the microprocessor can strobe in the DOUT data on SCLK falling edges 9-24. The device supports readback speeds up to 12.5MHz for a μ P with 5ns data input setup requirements and allowing 35ns for tDOT (assuming 50% duty cycle SCLK).

For improved readback speed while monitoring device status, the SPI_READ_STATUS command repeats the device status information for multiple bits, allowing polling of the device at maximum interface speeds (up to 50MHz when the readback strobe is placed away from DOUT transition edges). This transfer speed cannot be achieved for other forms of readback using the SPI_READ_DATA command, where more DOUT bus transitions occur.




Figure 2. Typical SPI Application Circuit

<u>Figure 1</u> shows the timing diagram for the complete 4-wire serial interface transmission. The DAC code settings (D) for the MAX5723/MAX5724/MAX5725 are accepted in an offset binary format (see <u>Table 1</u>). Otherwise, the expected data format for each command is listed in <u>Table 2</u>. See <u>Figure 2</u> for an example of a typical SPI circuit application.

SPI User-Command Register Map

This section lists the user-accessible commands and registers for the MAX5723/MAX5724/MAX5725.

<u>Table 2</u> provides detailed information about the Command Registers.

Table 2. SPI Commands Summary

			<i>a</i> >		_				+ <u>-</u>	0 -
DESCRIPTION		Updates watchdog settings and safety levels	Sets the reference operating mode. REF Power (B18): 0 = Internal reference is only powered if at least one DAC is powered 1 = Internal reference is always powered	Removes any existing GATE condition	Initiates a GATE condition	Refreshes the watchdog timer	Reset the watchdog time out alarm status and refreshes the watchdog timer	Executes a software clear (all CODE and DAC registers cleared to their DEFAULT values)	Executes a software reset (all CODE, DAC, and control registers returned to their power-on reset values)	Configures selected DAC Watchdog, GATE, LOAD, and CLEAR operations. DACs selected with a 1 in the corresponding DACn bit are updated, DACs with a 0 in the corresponding DACn bit are not impacted)
8		×	×	0	0	0	0	0	0	×
18		Safety Level 00: Low 01: Med 10: High 11: Max	×	0	0	0	0	0	0	×
B2		Sa; Le 00: 01: 10: 11:	×	0	0	0	0	0	0	×
B3		MD ⁻ MP2K	×	0	0	0	0	0	0	CLEAR_ENB
B4		1:0]	×	-	-	-	-	-	-	LDAC_ENB
B5		TIMEOUT SELECTION[3:0]	×	-	-	-	-	-	-	GATE_ENB
B6		TIME	×	0	0	0	0	0	0	WDOG Config. 00: DIS 01: GATE 10: CLR 11: HOLD
B7		SE	×	0	0	0	0	0	0	WD 00: 00: 01: 01: 01: 01: 01: 01: 01: 01:
B8			×	0	0	0	0	0	0	DVC0
B9		[7	×	-	-	-	-	-	-	DAC1
B10		JN[11:	×	-	-	-	-	-	₩	DAC2
B11		ECTIC	×	0	0	0	0	0	0	DAC3
B12		TIMEOUT SELECTION[11:4]	×	-	-	1	-			DAC4
B13		MEOU	×	0	0	0	0	0	0	DAC5
B14		≡	×	0	0	0	0	0	0	DAC6
B15			×	-	-	-	-	-	-	DAC7
B16		×	10de EXT 2.5V 2.0V 4.1V	0	-	0	-	0	-	0
B17		×	REF Mode 00 = EXT 01 = 2.5V 10 = 2.0V 11 = 4.1V	0	0	-	-	0	0	0
B18	COMMANDS	×	# # # B B B	0	0	0	0	-	-	0
B19	OMM	×	0	0	0	0	0	0	0	0
B20		-	0	-	-	-	-	-	-	-
B21	FTW,	0	-	-	-	-	-	-	-	0
B23 B22 B21	ND SC	0	0	0	0	0	0	0	0	-
B23	ON A	0	0	0	0	0	0	0	0	0
COMMAND	CONFIGURATION AND SOFTWARE	WDOG	REF	SW_GATE_ CLR	SW_GATE_ SET	WD_REFRESH	WD_RESET	SW_CLEAR	SW_RESET	CONFIG

Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

Table 2. SPI Commands Summary (continued)

B21 B20			B19	B18	B17	B16	B15 I	B14 B	B13 B	B12 B	B111	B10	B9 E	B8 B	B7 B6	B B2	B4	B3	B2	E	B0	DESCRIPTION
0 0 0	0 0	0		0		0	DAC7	DAC6	DAC5	DVC4	DAC3	DAC2	DAC1	DAC0	Power Mode 00 = Normal 01 = PD1kΩ 10 = PD 100kΩ Hi-Z	×	×	×	×	×	×	Sets the Power Mode of the selected DACs (DACs selected with a 1 in the corresponding DACn bit are updated, DACs with a 0 in the corresponding DACn bit are not impacted)
0 0	0	0		0		0	DAC7	DAC6	DACS	DVC4	DAC3	DAC2	DAC1	D DAC0	Default Values; 000: MŽ 001: ZERO 010: MID 011: FULL 100: RETURN	/alues: MZ ERO MID ULL TURN						Sets the DEFAULT code settings for selected DACs. Note, DACs in RETURN mode programmable RETURN codes. (DACs selected with a 1 in the corresponding DACn bit are updated, DACs with a 0 in the corresponding DACn bit are updated, DACs with a 0 in the corresponding DACn bit are not impacted)
-	-		-			1	1		1	-	-	-		- I								
1 DAC Selection		DAC Selection	DAC Selection	election				<u>.</u>	RETUF D,	RETURN REGISTER DATA[11:4]	SISTEF :4]	œ		ш	RETURN REGISTER DATA[3:0]	JRN REGIS DATA[3:0]	STER]	×	×	×	×	Writes data to the selected RETURN register(s)
0 DAC Selection	0	DAC Selection	DAC Selection	election					COD	CODE REGISTER DATA[11:4]	ISTER :4]				CODE REGISTER DATA[3:0]	DE REGIST DATA[3:0]	TER]	×	×	×	×	Writes data to the selected CODE register(s)
0 1 DAC Selection	-	DAC Selection	DAC Selection	election			×	×	×	×	×	×	×	^ ×	× ×	×	×	×	×	×	×	Transfers data from the selected CODE registers to the selected DAC register(s)
1 0 DAC Selection		DAC Selection	DAC Selection	election					CODI	CODE REGISTER DATA[11:4]	ISTER				CODE REGISTER DATA[3:0]	DE REGIS1 DATA[3:0]	TER]	×	×	×	×	Simultaneously writes data to the selected CODE register(s) while updating all DAC registers
1 DAC Selection	-	DAC Selection	DAC Selection	election					CODI	CODE REGISTER DATA[11:4]	ISTER				CODE REGISTER DATA[3:0]	DE REGIST DATA[3:0]	i i i	×	×	×	×	Simultaneously writes data to the selected CODE register(s) while updating selected DAC register(s)
0 0 0 0 0	0 0 0	0 0	0		0				CODI	CODE REGISTER DATA[11:4]	ISTER :4]				CODE REGISTER DATA[3:0]	DE REGIST DATA[3:0]	TER]	×	×	×	×	Writes data to all CODE registers

Table 2. SPI Commands Summary (continued)

COMMAND	B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4 E	B3 E	B2 B	B1 B0	DESCRIPTION
LOAD_ALL	-	1	0	0	0	0	0	-	×	×	×	×	×	×	×	×	×	×	×	×	×	×	× ×	Updates all DAC latches with current CODE register data
CODE_ALL LOAD_ALL	-	-	0	0	0	0	-	0			20	CODE REGISTER DATA[11:4]	11:4]	E			000	DE REGIST DATA[3:0]	CODE REGISTER DATA[3:0]		×	×	× ×	Simultaneously writes data to the all CODE registers while updating all DAC registers
RETURN_ALL	-	-	0	0	0	0	-	-			RET	RETURN REGISTER DATA[11:4]	IEGIST 11:4]	ËB			RETU	JRN REGIS DATA[3:0]	RETURN REGISTER DATA[3:0]		×	×	× ×	Writes data to all RETURN registers
SPI_DATA_ REQUEST	-	-	0	+		DAC S	DAC Selection	ے	O Z		DATA SEL [1:0] 00 = DAC 01 = CODE 10 = RET 11 = WDT	[1:0] NC DE ST	×	×	×	×	×	×	×	×	×	×	× ×	Setup data request for readback. INC indicates if the DAC selection is incremented to the next DAC after each SPI_READ_DATA operation DATA SEL[1:0] indicates the data content to be read back
SPI_READ	-	1	1	0	0	0	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	× ×	DPHA = 0 Readback status
STATUS	-	1	-	0	0	-	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	DPHA = 1 Readback status
SPI_READ	-	-	-	0	-	0	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	× ×	DPHA = 0 Readback requested data
DATA	-	-	-	0	-	-	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	× ×	DPHA = 1 Readback requested data
NO OPERATION COMMANDS	ON CO	ММА	NDS													ŀ				-				
	-	-	0	0	0	-	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	
No Operation	-	-	0	0	-	0	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	× ×	device, but will refresh the watchdog timer if
	-	-	0	0	-	-	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	× ×	
Reserved Commands: Any commands not specifically listed above are reserved for Maxim internal use only,	nmanc	ds: Ar	ny con	nmand	ls not	specifi	ically lis	sted a	bove a	are rest	erved	for Max	xim int	emal L	ise onl	÷								

RETURNn Command

The RETURN command (B[23:20] = 0111) sets the programmable default RETURN value. This value is used for all future watchdog, clear, and gate operations when RET is selected for the DAC using the DEFAULT command. Issuing this command with DAC_ADDRESS set to all DACs will program the value for all RETURN registers and is equivalent to RETURN_ALL. **Note:** This command is inaccessible when a watchdog timeout has occurred if the watchdog timer is configured for safety level = high or max.

CODEn Command

The CODEn command (B[23:20] = 1000) updates the CODE register contents for the selected DAC(s). Changes to the CODE register content based on this command will not affect DAC outputs directly unless the LDAC input is in a low state or the DAC latch has been configured as transparent using the CONFIG command. Issuing this command with DAC_ADDRESS set to all DACs will program the value for all CODE registers and is equivalent to CODE_ALL.

LOADn Command

The LOADn command (B[23:20] = 1001) updates the DAC register content for the selected DAC(s) by uploading the current contents of the selected CODE register(s) into the selected DAC register(s). Channels for which CODE content has not been modified since the last LOAD or LDAC operation will not be updated to reduce digital crosstalk. Issuing this command with DAC_ADDRESS set to all DACs will update the contents of all DAC registers and is equivalent to LOAD_ALL.

CODEn_LOADn Command

The CODEn_LOADn command (B[23:20] = 1011) updates the CODE register contents for the selected DAC(s) as well as the DAC register content of the selected DAC(s). Channels for which CODE content has not been modified since the last LOAD or LDAC operation will not be updated to reduce digital crosstalk. Issuing this command with DAC_ADDRESS set to all DACs is equivalent to the CODE_ALL_LOAD_ALL (B[23:16] = 1100_0010) command.

CODEn_LOAD_ALL Command

The CODEn_LOAD_ALL command (B[23:20] = 1010) updates the CODE register contents for the selected DAC(s) as well as the DAC register content of all DACs. Channels for which CODE content has not been modified since the last LOAD or $\overline{\text{LDAC}}$ operation will not be updated to reduce digital crosstalk. Issuing this command with

Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

Table 3. DAC Selection

B19	B18	B17	B16	DAC SELECTED
0	0	0	0	DAC0
0	0	0	1	DAC1
0	0	1	0	DAC2
0	0	1	1	DAC3
0	1	0	0	DAC4
0	1	0	1	DAC5
0	1	1	0	DAC6
0	1	1	1	DAC7
1	X	Χ	X	ALL DACs

DAC_ADDRESS set to all DACs will update the CODE and DAC register contents of all DACs and is equivalent to CODE_ALL_LOAD_ALL. Note this command by definition will modify at least one CODE register; to avoid this use the LOAD command with DAC_ADDRESS set to all DACs or the LOAD_ALL command.

CODE ALL Command

The CODE_ALL command (B[23:16] = 1100_0000) updates the CODE register contents for all DACs.

LOAD_ALL Command

The LOAD_ALL command (B[23:16] = 1100_0001) updates the DAC register content for all DACs by uploading the current contents of the CODE registers to the DAC registers.

CODE ALL LOAD ALL Command

The CODE_ALL_LOAD_ALL command (B[23:16] = 1100_0010) updates the CODE register contents for all DACs as well as the DAC register content of all DACs.

RETURN_ALL Command

The RETURN_ALL command (B[23:16] = 1100_{-0011}) updates the RETURN register contents for all DACs.

NO_OP Commands Command

All unused commands in the space (B[23:16] = 1100_01XX or 1100_1XXX) have no effect on the device, but will refresh the watchdog timer (if active) with the safety level set to low.

Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

WDOG Command

The WDOG command (B[23:20] = 0001) updates the watchdog timeout settings and safety levels for the device. Timeout thresholds are selected in 1ms increments (1ms to 4095ms are available). The WD_MASK bit can be used to mask the \overline{IRQ} operation in response to the watchdog status, if WD_MASK = 1, watchdog alarms will not assert \overline{IRQ} . The watchdog alarm status (WD bit) can be polled using the available SPI status readback commands regardless of WD_MASK settings. A write to this register will not reset a previously triggered watchdog alarm (use the WD_RESET command for this purpose). The watchdog timer refresh and timeout behavior is defined by the programmable safety level below.

Available safety levels (WL[1:0]):

Low (00): Watchdog timer will refresh with the execution of any valid user mode command or no-op. Any successful slave address acknowledge qualifies to restart the watchdog timer (run to the ninth SCL edge), regardless of the command which follows. Issuing hardware $\overline{\text{CLR}}$ or $\overline{\text{LDAC}}$ falling edge will also refresh the watchdog timer. A triggered watchdog alarm does not prevent writes to

any register. LDAC and CLR inputs still function after a watchdog timeout event.

Medium (01): A WD_REFRESH command must be executed in order to refresh the watchdog timer. Other commands as well as $\overline{\text{LDAC}}$ or $\overline{\text{CLR}}$ activity do not refresh the watchdog timer. A triggered watchdog alarm does not prevent writes to any register. $\overline{\text{LDAC}}$ and $\overline{\text{CLR}}$ inputs still function after a watchdog timeout event.

High (10): A WD_REFRESH command must be executed to refresh the watchdog timer. Other commands as well as $\overline{\text{LDAC}}$ or $\overline{\text{CLR}}$ activity do not refresh the watchdog timer. A triggered watchdog alarm prevents execution of all POWER, REF, CONFIG, DEFAULT, and RETURN commands. $\overline{\text{LDAC}}$ and $\overline{\text{CLR}}$ inputs still function after a watchdog timeout event.

Max (11): A WD_REFRESH command must be executed to refresh the watchdog timer. Other commands, as well as \$\overline{LDAC}\$ or \$\overline{CLR}\$ activity, do not refresh the watchdog timer. A triggered watchdog alarm prevents execution of all POWER, REF, CONFIG, DEFAULT, and RETURN commands. \$\overline{LDAC}\$ and \$\overline{CLR}\$ are gated and do not function after a watchdog timeout event.

Table 4. WDOG Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	B8	B7	В6	B5	В4	В3	B2	B1	В0
0	0	0	1	Х	Х	Х	Х	C11	C10	C9	C8	C 7	C6	C5	C4	СЗ	C2	C1	C0	WDM	WL1	WL0	Х
WD	og c	omma	and		Don't	Care				Tim	eout S	Select	ion			Tim	eout (Selec	tion	WD_MASK	00: 0 M	ety vel: Low 1: ed D: gh	Don't Care
		De	fault '	Value	\rightarrow			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Χ
		Co	omma	ınd By	yte					Da	ata Hi	gh By	te					D	ata L	ow By	te		

Table 5. Watchdog Safety Level Protection

WATCHDOG SAFETY LEVEL	ANY COMMAND REFRESHES WDT	CLR/LDAC REFRESHES WDT	SW_RESET PLUS WD_RFRS REFRESHES WDT	ALL REGISTERS ACCESSIBLE AFTER WDT TIMEOUT*	CLR/LDAC AFFECT DAC REGISTERS AFTER WDT TIMEOUT*
00 (Low)	X	X	X	X	X
01 (Med)	_	_	X	X	X
10 (High)	_	_	X	_	X
11 (Max)	_	_	X	_	_

^{*}Unless otherwise affected by Watchdog HOLD or CLR configurations as set by the CONFIG command. See the CONFIG register definition for details.

REF Command

The REF command (B[23:20] = 0010) updates the global reference setting used for all DAC channels. If an internal reference mode is selected, bit RF2 (B18) defines the reference power mode. If RF2 is set to zero (default), the reference will be powered down any time all DAC channels are powered down (i.e. the device is in STANDBY mode). If RF2 is set to one, the reference will remain powered even if all DAC channels are powered down, allowing continued operation of external circuitry (note in this mode the low current shutdown state is not available). This command is inaccessible when a watchdog timeout has occurred and the watchdog timer is configured with a safety level of high or max.

SW_GATE_CLR Command

The SW_GATE_CLR command (B[23:0] = 0011_0000_ 1001_0110_0011_0000) will remove any existing GATE condition initiated by a previous SW_GATE_SET comand.

SW_GATE_SET Command

The SW_GATE_SET command (B[23:0] = 0011_0001_1001_0110_0011_0000) will initiate a GATE condition. Any DACs configured with GTB = 0 (see the \underline{CONFIG} $\underline{Command}$ section) will have their outputs held at the selected DEFAULT value until the GATE condition is later removed by a subsequent SW_GATE_CLR command. While in gate mode, the CODE and DAC registers con

Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

tinue to function normally and are not reset (unless reset by a watchdog timeout).

WD_REFRESH Command

The WD_REFRESH command (B[23:0] = 0011_0010_1001_0110_0011_0000) will refresh the watchdog timer. This is the only command which will refresh the watchdog timer if the device is configured with a safety level of medium, high, or max. Use this command to prevent the watchdog timer from timing out.

WD_RESET Command

A WD_RESET command (B[23:0] = 0011_0011_1001_0110_0011_0000) will reset the watchdog interrupt (timeout) status and refresh the watchdog timer. Use this command to reset the \overline{IRQ} timeout condition after the watchdog timer has timed out. Any DACs impacted by an existing timeout condition will return to normal operation.

SW_CLEAR Command

A software clear command (B[23:0] = 0011_0100_001_0110_0011_0000) will clear the contents of the CODE and DAC registers to the DEFAULT state for all channels configured with CLB = 0 (see CONFIG command).

SW_RESET Command

A software reset command (B[23:0] = 0011_0101_1001_0110_0011_0000) will reset all CODE, DAC, and configuration registers to their defaults (including POWER, DEFAULT, CONFIG, WDOG, and REF registers), simulating a power-on reset.

Table 6. REF Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	B8	B7	В6	B5	B4	В3	B2	B1	В0
0	0	1	0	0	RF2	RF1	RF0	X	X	X	X	X	X	Х	X	X	X	X	X	X	X	X	X
R	EF Co	omma	nd	Reserved	0 = DAC Controlled 1 = Always ON	00: 01: 10:	Mode: EXT 2.5V 2.0V 4.0V				Don't	Care]	Don't	Care			
	Defa	ult Va	lue →		0	0	0	Χ	Χ	Χ	Χ	Х	Χ	Х	Χ	Χ	Χ	Χ	Х	Χ	Х	Χ	Χ
			Comr	mand	Byte					Da	ata Hi	gh By	te					Da	ta Lo	w By	te		

Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

POWER Command

The POWER command (B[23:20] = 0100) updates the power mode settings of the selected DACs. DACs that are not selected do not update their power settings in response to the command. The new power setting is determined by bits PD[1:0] (B[7:6]) while the affected DAC(s) are selected using B[15:8]). If all DACs are powered down and the RF2 bit is not set, the device enters a STANDBY mode (all analog circuitry is disabled). This command is inaccessible when a watchdog timeout has

occurred and the watchdog timer is configured with a safety level of high or max.

Available power modes (PD[1:0]):

Normal (00): DAC channel is active (default).

PD 1k Ω (01): Power down with 1k Ω termination to GND. PD 100k Ω (10): Power down with 100k Ω termination to GND.

PD Hi-Z (11): Power down with high-impedance output.

Table 7. POWER Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	B8	B7	В6	B 5	B4	В3	B2	В1	В0
0	1	0	0	0	0	0	0	7	6	5	4	3	2	1	0	PD1	PD0	Х	Х	Х	Х	X	Х
PC	WER (Comma	and		Rese	erved			1	Multip	ile DA	.C Sel	ectior	1		Mo 00 Nor 01 = 10	wer de:) = mal 1kΩ) = DkΩ Hi-Z		[Don't	Care		
		D	efault '	Value	\rightarrow			1	1	1	1	1	1	1	1	0	0	Χ	Χ	Χ	Χ	Χ	Χ
		С	omma	nd By	te					D	ata Hi	gh By	⁄te				•	Dat	a Lov	v Byte	9		

CONFIG Command

The CONFIG command (B[23:16] = 0101) updates the watchdog, gate, load, and clear mode settings of the selected DACs. DACs which are not selected do not update their settings in response to the command. The new mode settings to be written are determined by bits B[7:3] while the affected DAC(s) are selected by B[15:8]. This command is inaccessible when a watchdog timeout has occurred and the watchdog timer is configured with a safety level of high or max.

Watchdog Configuration:

WDOG Config settings are written by WC[1:0] (B[7:6]): DISABLE (WC = 00): Watchdog timeout does not affect the operation of the selected DAC.

GATE (WC = 01): DAC code is gated to DEFAULT value in response to watchdog timeouts. Unless otherwise prohibited by the watchdog safety level, $\overline{\text{LDAC}}$, $\overline{\text{CLR}}$,

and write operations to the CODE and DAC registers are accepted but will not be reflected on the DAC output until the watchdog timeout status is reset.

CLR (WC = 10): CODE and DAC register contents are cleared to DEFAULT value in response to watchdog timeouts. All writes to CODE and DAC registers are ignored and LDAC or CLR input activity has no effect until the watchdog timeout status is reset, regardless of watchdog safety level.

HOLD (WC = 11): DAC code is held at its previously programmed value in response to watchdog timeout. All writes to DAC and CODE registers are ignored and LDAC or CLR input activity has no effect until the watchdog timeout status is reset, regardless of watchdog safety level.

Note: For the watchdog to timeout and have an impact, the function must first be enabled and configured using the WDOG command.

Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

Gate Configuration:

The DAC GATE setting is written by GTB (B5); GATE operation is as follows:

GTB = 0: Enables software gating function (default), DAC outputs are gated to their DEFAULT settings as long as the device remains in GATE mode (set by SW_GATE_SET and removed by SW_GATE_CLR).

GTB = 1: Disable software gating function, DAC outputs are not impacted by GATE mode.

Load Configuration:

The LDAC_ENB setting is written by LDB (B4); LDAC_ENB operation is as follows:

LDB = 0: DAC latch is operational, enabling $\overline{\text{LDAC}}$ and LOAD functions (default).

LDB = 1: DAC latch is transparent, the CODE register content controls the DAC output directly.

Clear Configuration:

CLEAR_ENB setting is written by CLB (B3); CLEAR_ENB operation is as follows:

CLB = 0: Clear input and command functions impact the DAC (default), clearing CODE and DAC registers to their DEFAULT value.

CLB = 1: Clear input and command functions have no effect on the DAC.

Table 8. CONFIG Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	B8	B7	B6	B5	B4	В3	B2	B1	B0
0	1	0	1	0	0	0	0	7	6	5	4	3	2	1	0	WC1	WC0	GTB	LDB	CLB	X	X	X
CON	IFIG (Comm	nand		Rese	erved			1	Multip	ile DA	.C Sel	ectior	1		Cor 0 DISA 01: 0	OG nfig: 0: ABLE AATE CLR HOLD	GATE_ENB	LDAC_ENB	CLEAR_ENB	Do	n't Ca	are
		De	fault \	Value	\rightarrow			1	1	1	1	1	1	1	1	0	0	0	0	0	Χ	Χ	Х
		Со	mma	nd By	/te					Da	ata Hi	gh By	rte .					D	ata Lov	w Byte			

Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

DEFAULT Command

The DEFAULT command (B[23:20] = 0110) selects the default value for selected DACs. DACs which are not selected do not update their default settings in response to the command. These default values are used for all future watchdog, clear, and gate operations. The new default setting is determined by bits DF[2:0] (B[7:5]) while the affected DAC(s) are selected using B[15:8]. This command is inaccessible when a watchdog timeout has occurred and the watchdog timer is configured with a safety level of high or max. Note the selected default values do not apply to resets initiated by SW_RESET commands or supply cycling, both of which return all

DACs to the values determined by the M/\overline{Z} input and reset this register to M/\overline{Z} mode.

Available default values (DF[2:0]):

 M/\overline{Z} (000): DAC channel defaults to value as selected by the M/\overline{Z} input (default).

ZERO (001): DAC channel defaults to zero scale.

MID (010): DAC channel defaults to midscale.

FULL (011): DAC channel defaults to full scale.

RETURN (100): DAC channel defaults to the value programmed by the RETURN command.

No Effect (101, 110, 111): DAC channel default behavior is unchanged.

Table 9. DEFAULT Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	B8	B7	B6	B5	B4	В3	B2	B1	B0
0	1	1	0	0	0	0	0	7	6	5	4	3	2	1	0	DF2	DF1	DF0	X	X	Х	X	Х
DEF#	\ULT '	Comn	nand		Rese	erved				Multip	ole DA	C Sel	ection			00 00 01 100	ult Va 00: M/ 1: ZEF 10: MI 1: FUI : RETU	Z RO D LL JRN		Dc	on't Ca	are	
		De	fault \	∕alue	\rightarrow			1	1	1	1	1	1	1	1	0	0	0	Χ	Χ	Χ	Χ	Х
		Со	mma	nd By	/te					D	ata Hi	gh By	te					Da	ata Lo	w Byt	е		

Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

SPI_DATA_REQUEST Command

The SPI_DATA_REQUEST command (B[23:20] = 1101) sets up the data request for future SPI_READ_DATA operations. SPI_READ_DATA is used to fetch the current settings of the internal CODE, DAC, or RETURN registers for each channel or the watchdog configuration (WDOG) settings or the device. The DAC address provided tells the part which channel location data is to be read back by the next SPI_READ_DATA command (see <u>Table 3</u>). Setting the DAC address greater than the number of available DACS will read back channel 0 content.

The INC bit tells the device how the next readback will update the DAC address pointer:

0 = Fix the address pointer (all further readbacks continue at the current address).

1 = Increment the address pointer (further readbacks continue at the next address, with rollover, default).

The SEL[1:0] bits tells the part what type of data is requested:

DAC (00): DAC register data (current DAC latch data, not subject to gating status, default).

CODE (01): CODE register data.

RET (10): RETURN register data.

WDT (11): WDOG register data (DAC selection does not apply).

Table 10. SPI DATA REQUEST Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	В8	В7	В6	B 5	В4	ВЗ	B2	B1	В0
1	1	0	1	DA	C SEL	ECTI	ON	INC	SEL	[1:0]	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х	Х	Χ	Χ	Χ
SPI_	DATA_	_REQI	JEST	D	AC Se	electic	on	Increment	Sele 00: I			Do	ın't Ca	ıre					Don't	Care			
D	efault \	√alue	\rightarrow	0	0	0	0	1	0	0	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х	Х	Χ	Χ	Χ
		Сс	omma	nd By	rte					Da	ata Hi	gh By	te					D	ata Lo	ow By	te		

SPI_READ_STATUS Command

The SPI_READ_STATUS command (B[23:18] = 111000 for DPHA = 0, B[23:18] = 111001 for DPHA = 1) reads back the watchdog timer and CLR pin status (intentionally repeated to allow maximum interface speeds) through DOUT.

DIN[18] selects the DOUT Phase (DPHA) to be used (see the SPI Serial Interface Timing Diagram in Figure 1 for details).

WD_STAT indicates a watchdog timeout condition. It reads 0 during normal operation, 1 during a timeout. WD_STAT is not masked by the WD_MASK bit in the WDOG_CONFIG command.

CLR_STAT indicates the line level of the CLR pin. '0' indicates the CLR input is or was asserted (grounded) during the current SPI operation. '1' indicates the CLR input is not currently asserted (VDDIO level).

Table 11. SPI READ STATUS Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	B8	В7	В6	B5	В4	В3	B2	В1	В0
1	1	1	0	0	0	Х	Χ	Χ	Χ	Χ	Χ	Х	Χ	Χ	Χ	Х	Χ	Χ	Х	Χ	Χ	Х	X
	SPI_I	READ	_STA	TUS (I	DPHA	(= 0)			DOL	JT = V	VD_S	TAT (F	Repea	ted)			DOU	T = C	LR_S	TAT (Repe	ated)	
1	1	1	0	0	1	Χ	Χ	Χ	Χ	Χ	Χ	Х	X	Χ	Χ	X	Χ	Χ	X	Χ	Χ	Х	Χ
	SPI_I	READ	_STA	TUS (I	DPHA	. = 1)			DOL	JT = V	VD_S	TAT (F	Repea	ted)			DOU	T = C	LR_S	TAT (Repe	ated)	
		Co	omma	nd By	/te					Da	ata Hi	gh By	te					D	ata Lo	w By	te		

Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

SPI_READ_DATA Command

The SPI_READ_DATA command (B[23:18] = 111010 for DPHA = 0, B[23:18] = 111011 for DPHA = 1) reads back the data requested using the SPI_DATA_REQUEST command through DOUT.

DIN[18] selects the DOUT phase (DPHA) to be used (see Figure 1 for details, and the SPI Timing Characteristics in

the *Electrical Characteristics* for a complete listing of readback speed capabilities based on the DPHA selection).

The SPI_READ_DATA command provides register and address data as defined by the SPI_DATA_REQUEST configuration SEL bits. SPI_READ_DATA also increments the channel address pointer if configured to do so by the SPI_DATA_REQUEST INC bit, the address readback is the address corresponding to the data returned.

Table 12. SPI_READ_DATA Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	В8	В7	В6	В5	В4	ВЗ	B2	B1	В0
1	1	1	0	1	0	Х	Χ	Х	Χ	Χ	Χ	Χ	Х	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ
SPI	_REA	D_DA	TA (D	PHA	= 0, S	SEL =	00)			DOL	JT = C	AC[1	1:4]			DOI	JT =	DAC[3:0]	Al	DDRE	SS[3:	0]
SPI	_REA	D_DA	TA (C	PHA	= 0, S	SEL =	01)			DOU	T = C	ODE[11:4]			DOU	T = C	ODE	[3:0]	Al	DDRE	SS[3:	[0
SPI	_REA	D_DA	TA (D	PHA	= 0, S	SEL =	10)			OOUT	= RE	TURN	[11:4]			DO	UT =	RET[3:0]	Al	DDRE	SS[3:	0]
SPI	_REA	D_DA	TA (C	PHA	= 0, S	SEL =	11)			DOUT	$\Gamma = W$	DOG[15:8]				D	TUC:	= WD	OG[7:	1]		0
1	1	1	0	1	1	Х	X	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Х	Χ	Χ	Χ	X
SPI	_REA	D_DA	TA (C	PHA	= 1, S	SEL =	00)			DOL	JT = C	AC[1	1:4]			DOI	JT =	DAC[3:0]	Al	DDRE	SS[3:	0]
SPI	_REA	D_DA	TA (C	PHA	= 1, S	SEL =	01)			DOU	T = C	ODE[11:4]			DOU	T = C	ODE	[3:0]	Al	DDRE	SS[3:	[0
SPI	_REA	D_DA	TA (D	PHA	= 1, S	SEL =	10)			OOUT	= RE	TURN	[11:4]			DO	UT =	RET[3:0]	Al	DDRE	SS[3:	0]
SPI	_REA	D_DA	TA (D	PHA	= 1, S	SEL =	11)			DOU	Γ = W	DOG[15:8]				D	TUC	= WD	OG[7:	1]		0
		Co	omma	ınd By	/te					Da	ata Hi	gh By	te					D	ata Lo	ow By	te		

Applications Information

Power-On Reset (POR)

When power is applied to V_{DD} and V_{DDIO} , the DAC output is set to zero scale. To optimize DAC linearity, wait until the supplies have settled and the internal setup and calibration sequence completes (200 μ s, typ).

Power Supplies and Bypassing Considerations

Bypass V_{DD} and V_{DDIO} with high-quality ceramic capacitors to a low-impedance ground as close as possible to the device. Minimize lead lengths to reduce lead inductance. Connect the GND to the analog ground plane.

Layout Considerations

Digital and AC transient signals on GND can create noise at the output. Connect GND to form the star ground for the DAC system. Refer remote DAC loads to this system ground for the best possible performance. Use proper grounding techniques, such as a multilayer board with a low-inductance ground plane, or star connect all ground return paths back to the MAX5723/MAX5724/MAX5725 GND. Carefully layout the traces between channels to reduce AC cross-coupling. Do not use wire-wrapped boards and sockets. Use shielding to minimize noise immunity. Do not run analog and digital signals parallel to one another, especially clock signals. Avoid routing digital lines underneath the MAX5723/MAX5724/MAX5725 package.

Definitions

Integral Nonlinearity (INL)

INL is the deviation of the measured transfer function from a straight line drawn between two codes once offset and gain errors have been nullified.

Differential Nonlinearity (DNL)

DNL is the difference between an actual step height and the ideal value of 1 LSB. If the magnitude of the DNL \leq 1 LSB, the DAC guarantees no missing codes and is monotonic. If the magnitude of the DNL \geq 1 LSB, the DAC output may still be monotonic.

Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

Offset Error

Offset error indicates how well the actual transfer function matches the ideal transfer function. The offset error is calculated from two measurements near zero code and near maximum code.

Gain Error

Gain error is the difference between the ideal and the actual full-scale output voltage on the transfer curve, after nullifying the offset error. This error alters the slope of the transfer function and corresponds to the same percentage error in each step.

Zero-Scale Error

Zero-scale error is the difference between the DAC output voltage when set to code zero and ground. This includes offset and other die level nonidealities.

Full-Scale Error

Full-scale error is the difference between the DAC output voltage when set to full scale and the reference voltage. This includes offset, gain error, and other die level nonidealities.

Settling Time

The settling time is the amount of time required from the start of a transition, until the DAC output settles to the new output value within the converter's specified accuracy.

Digital Feedthrough


Digital feedthrough is the amount of noise that appears on the DAC output when the DAC digital control lines are toggled.

Digital-to-Analog Glitch Impulse


A major carry transition occurs at the midscale point where the MSB changes from low to high and all other bits change from high to low, or where the MSB changes from high to low and all other bits change from low to high. The duration of the magnitude of the switching glitch during a major carry transition is referred to as the digital-to-analog glitch impulse. Although all bits change, larger steps may lead to larger glitch energy.


The digital-to-analog power-up glitch is the duration of the magnitude of the switching glitch that occurs as the device exits power-down mode.

Detailed Functional Diagram



Typical Operating Circuits





Ultra-Small, Octal-Channel, 8-/10-/12-Bit Buffered Output DACs with Internal Reference and SPI Interface

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	RESOLUTION (BIT)	
MAX5723AUP+	-40°C to +125°C	20 TSSOP	8	
MAX5724AUP+	-40°C to +125°C	20 TSSOP	10	
MAX5725AAUP+	-40°C to +125°C	20 TSSOP	12	
MAX5725AWP+T	-40°C to +125°C	20 WLP	12	
MAX5725BAUP+	-40°C to +125°C	20 TSSOP	12	

Note: All devices are specified over the -40°C to +125°C temperature range.

Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
20 TSSOP	U20+1	<u>21-0066</u>	<u>90-0116</u>
20 WLP	W202C2+1	<u>21-0059</u>	Refer to Application Note 1891

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

Ultra-Small, Octal-Channel, 8-/10-/12-Bit **Buffered Output DACs with Internal** Reference and SPI Interface

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	3/12	Initial release	_
1	11/12	Revised the Ordering Information, Electrical Characteristics, Typical Operating Characteristics, Pin Configuration, Pin Description, Figure 1, and the DAC Outputs (OUT_), CODEn_LOADn Command, and Offset Error sections	3, 5, 8, 10–13, 15–18, 23, 31, 34
2	2/13	Released the MAX5723/MAX5724/MAX5725B, and updated the <i>Electrical Characteristics</i> global and Note 3	2–8, 34

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Digital to Analog Converters - DAC category:

Click to view products by Maxim manufacturer:

Other Similar products are found below:

5962-8876601LA PM7545FPCZ AD5311BRMZ-REEL7 AD664AJ AD7534JPZ TCC-103A-RT 057536E 5962-89657023A 702423BB

TCC-202A-RT AD664BE TCC-303A-RT TCC-206A-RT AD5770RBCBZ-RL7 DAC8229FSZ-REEL AD5673RBCPZ-2 MCP48FVB24
20E/ST MCP48FVB28-E/MQ MCP48FEB18-20E/ST MCP48FEB18-E/MQ MCP48FEB24-E/MQ MCP48FEB28T-20E/ST

MCP47FVB04T-E/MQ MCP48FEB28T-E/MQ MCP48FVB28T-20E/ST MCP47FVB28T-20E/ST MCP47FEB24T-E/MQ MCP48FVB18T
20E/ST MCP47FEB14T-E/MQ MCP47FEB08T-E/MQ MCP48FVB08T-20E/ST MCP47FEB04T-E/MQ MCP47FVB04T-20E/ST

AD7524JRZ-REEL LTC1664CGN LTC1664IGN LTC7545ACSW MCP47DA1T-A1E/OT MCP4921-E/MC UC3910D DAC39J84IAAV

DAC8218SPAG DAC8562TDGSR MAX545BCPD+ DAC7641YB/250 DAC7611PB DAC0800LCM TLV5638CDR TLC5615IDR

DAC900TPWRQ1