

Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

General Description

The MAX5803/MAX5804/MAX5805 single-channel, low-power, 8-/10-/12-bit, voltage-output this is an addition to content digital-to-analog converters (DACs) include output buffers and an internal reference that is selectable to be 2.048V, 2.500V, or 4.096V. The MAX5803/MAX5804/MAX5805 accept a wide supply voltage range of 2.7V to 5.5V with extremely low power (< 1mW) consumption to accommodate most low-voltage applications. A precision external reference input allows rail-to-rail operation and presents a $100\mathrm{k}\Omega$ (typ) load to an external reference.

The MAX5803/MAX5804/MAX5805 have an I²C-compatible, 2-wire interface that operates at clock rates up to 450kHz. The DAC output is buffered and has a low supply current of 155 μ A (typical at 3.5V) and a low offset error of ±0.5mV (typical). On power-up, the MAX5803/MAX5804/MAX5805 reset the DAC outputs to zero, providing additional safety for applications that drive valves or other transducers which need to be off on power-up.

The MAX5803/MAX5804/MAX5805 include a user-configurable active-low asynchronous input, \overline{AUX} for additional flexibility. This input can be programmed to asynchronously clear (\overline{CLR}) or temporarily gate (\overline{GATE}) the DAC output to a user-programmable value. A dedicated active-low asynchronous \overline{LDAC} input is also included. This allows simultaneous output updates of multiple devices.

The MAX5803/MAX5804/MAX5805 are available in 10-pin TDFN/µMAX® packages and are specified over the -40°C to +125°C temperature range.


Applications

Programmable Voltage and Current Sources
Gain and Offset Adjustment
Automatic Tuning and Optical Control
Power Amplifier Control and Biasing
Process Control and Servo Loops
Portable Instrumentation
Data Acquisition

Benefits and Features

- ♦ Single High-Accuracy DAC Channel
- ♦ Three Precision Selectable Internal References
 - ♦ 2.048V, 2.500V, or 4.096V
- ♦ Internal Output Buffer
 - ♦ Rail-to-Rail Operation with External Reference
 - ♦ 6.3µs Settling Time
 - ♦ Output Directly Drives 2kΩ Loads
- ♦ Small, 10-Pin, 2mm x 3mm TDFN and 3mm x 5mm µMAX Packages
- ♦ Wide 2.7V to 5.5V Supply Range
- ♦ Fast 400kHz I²C-Compatible, 2-Wire Serial Interface with Readback Capability
- ♦ Power-On-Reset to Zero-Scale DAC Output
- ♦ <u>User-Configurable</u> Asynchronous I/O Functions: <u>CLR</u>, <u>LDAC</u>, <u>GATE</u>
- ♦ Three Software-Selectable Power-Down Output Impedances: 1kΩ, 100kΩ, or High Impedance
- ♦ Low 155µA DAC Supply Current at 3V

Functional Diagram



μΜΑΧ is a registered trademark of Maxim Integrated Products, Inc.

Ordering Information appears at end of data sheet.

For related parts and recommended products to use with this part, refer to: www.maximintegrated.com/MAX5803.related

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maximintegrated.com.

Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

ABSOLUTE MAXIMUM RATINGS

V _{DD} to GND0.3V to +6V	/ Maxim
V _{DDIO} to GND0.3V to +6\	/ Opera
OUT, REF to GND0.3V to lower of (VDD + 0.3V) and +6V	
SCL, SDA, AUX, LDAC to GND0.3V to +6V	/ Lead 7
ADDR to GND0.3V to lower o	f Solder
$(V_{DDIO} + 0.3V)$ and +6'	V
Continuous Power Dissipation ($T_A = +70$ °C)	
TDFN (derate 14.9mW/°C above +70°C)1188.7mW	V
μMAX (derate 8.8mW/°C above +70°C)707.3mW	V

Maximum Continuous Current into Any Pin	±50mA
Operating Temperature Range4	10°C to +125°C
Storage Temperature Range6	35°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

PACKAGE THERMAL CHARACTERISTICS (Note 1)

TDFN

Junction-to-Ambient Thermal Resistance (θ_{JA})......67.3°C/W JMAX

Junction-to-Ambient Thermal Resistance (θ_{JA}).....113.1°C/W Junction-to-Ambient Thermal Resistance (θ_{JC})........42°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

ELECTRICAL CHARACTERISTICS

 $(V_{DD}=2.7V \text{ to } 5.5V, V_{DDIO}=1.8V \text{ to } 5.5V, V_{GND}=0V, C_L=200 pF, R_L=2k\Omega$, $T_A=-40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC PERFORMANCE (Note 3)						
		MAX5803	8			
Resolution and Monotonicity	N	MAX5804	10			Bits
		MAX5805	12		+0.25 +0.5 LSB +1 +0.25 +0.5 LSB +1 +5 mV μV/°C +1.0 %FS ppm of FS/°C +10 mV	
		MAX5803, 8 bits	-0.25	±0.05	+0.25	
Integral Nonlinearity (Note 4)	INL	MAX5804, 10 bits	-0.5	±0.2	+0.5	LSB
		MAX5805, 12 bits	-1	±0.5	+1	
		MAX5803, 8 bits	-0.25	±0.05	+0.25	
Differential Nonlinearity (Note 4)	DNL	MAX5804, 10 bits	-0.5	±0.1	+0.5	LSB
		MAX5805, 12 bits	-1	±0.2	+1	25 LSB 1 25 LSB 1 1
Offset Error (Note 5)	OE		-5	±0.5	+5	mV
Offset Error Drift				±10		μV/°C
Gain Error (Note 5)	GE		-1.0	±0.1	+1.0	%FS
Gain Temperature Coefficient		With respect to V _{REF}		±2.5		1
Zero-Scale Error			0		+10	mV
Full-Scale Error		With respect to V _{REF}	-0.5		+0.5	%FS

Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=2.7V \text{ to } 5.5V, V_{DDIO}=1.8V \text{ to } 5.5V, V_{GND}=0V, C_L=200 \text{pF}, R_L=2 \text{k}\Omega$, $T_A=-40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CON	IDITIONS	MIN	TYP	MAX	UNITS
DAC OUTPUT CHARACTERISTIC	cs	_					
		No load		0		V_{DD}	
Output Voltage Range (Note 6)		2kΩ load to GND		0		V _{DD} - 0.2	V
		$2k\Omega$ load to V_{DD}		0.2		V_{DD}	
Load Degulation		V V/0	$V_{DD} = 3V \pm 10\%,$ $II_{OUT}I \le 5mA$		300		\//xx
Load Regulation		$V_{OUT} = V_{FS}/2$	$V_{DD} = 5V \pm 10\%,$ $II_{OUT}I \le 10mA$		300		μV/mA
DC Output Improduces		V /0	$V_{DD} = 3V \pm 10\%,$ $II_{OUT}I \le 5mA$		0.3		Ω
DC Output Impedance		$V_{OUT} = V_{FS}/2$	$V_{DD} = 5V \pm 10\%,$ $II_{OUT}I \le 10mA$		0.3		22
Capacitive Load Handling	CL				500	_	pF
Resistive Load Handling	RL			2			kΩ
Chart Circuit Output Ourrest		, F. F.V.	Sourcing (output short to GND)		30		A
Short-Circuit Output Current		V _{DD} = 5.5V	Sinking (output shorted to V _{DD})		40		mA
DYNAMIC PERFORMANCE							
Voltage-Output Slew Rate	SR	Positive and negative	ve		2.0		V/µs
		1/4 scale to 3/4 scale,	to ≤ 1 LSB, MAX5803		2.8	_	
Voltage-Output Settling Time		1/4 scale to 3/4 scale,	to ≤ 1 LSB, MAX5804		5.2		μs
		1/4 scale to 3/4 scale,	to ≤ 1 LSB, MAX5805		6.3		
DAC Glitch Impulse		Major code transition	on		5.0	_	nV·s
Digital Feedthrough		Code = 0, all digital V _{DDIO}	I inputs from 0V to		0.5		nV·s
Power-Up Time		Startup calibration t	time (Note 7)		200	-	μs
Lower-ob time		From power-down r	mode		60		μs
DC Power-Supply Rejection		$V_{DD} = 3V \pm 10\%$ or	5V ±10%		100		μV/V

Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=2.7V \text{ to } 5.5V, V_{DDIO}=1.8V \text{ to } 5.5V, V_{GND}=0V, C_L=200pF, R_L=2k\Omega$, $T_A=-40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONI	DITIONS	MIN	TYP	MAX	UNITS
		F	f = 1kHz		88		
		External reference	f = 10kHz		79		
		2.048V internal	f = 1kHz		108		
Output Voltage-Noise Density		reference	f = 10kHz		98		1
(DAC Output at Midscale)		2.5V internal	f = 1kHz		117		nV/√Hz
		reference	f = 10kHz		110		
		4.096V internal	f = 1kHz		152		1
		reference	f = 10kHz		145	-	
			f = 0.1Hz to 10Hz		10		
		External reference	f = 0.1Hz to $10kHz$		72		
			f = 0.1Hz to 300kHz		298		
		0.040)//	f = 0.1Hz to 10Hz		11		
		2.048V internal reference	f = 0.1Hz to $10kHz$		89		
Integrated Output Noise		reference	f = 0.1Hz to 300kHz		370		1
(DAC Output at Midscale)		0.5)//	f = 0.1Hz to 10Hz		12		μV _{P-P}
		2.5V internal	f = 0.1Hz to $10kHz$		99		1
		reference	f = 0.1Hz to 300kHz		355		
			f = 0.1Hz to 10Hz		13		1
		4.096V internal reference	f = 0.1Hz to $10kHz$		128		
		reference	f = 0.1Hz to 300kHz		400		1
		F	f = 1kHz		113		
		External reference	f = 10kHz		100		
		2.048V internal	f = 1kHz		172		
Output Voltage-Noise Density		reference	f = 10kHz		157		1
(DAC Output at Full Scale)		2.5V internal	f = 1kHz		195		nV/√Hz
		reference	f = 10kHz		180		
		4.096V internal	f = 1kHz		279		
		reference	f = 10kHz		258		
			f = 0.1Hz to 10Hz		12		
		External reference	f = 0.1Hz to 10kHz		88		
			f = 0.1Hz to 300kHz		280		
		0.040)//: .	f = 0.1Hz to 10Hz		14		
		2.048V internal reference	f = 0.1Hz to $10kHz$		135		
Integrated Output Noise		relefence	f = 0.1Hz to 300kHz		530]
(DAC Output at Full Scale)		0.5//:	f = 0.1Hz to 10Hz		15		μV _{P-P}
		2.5V internal reference	f = 0.1Hz to 10kHz		160		
		Telefelice	f = 0.1Hz to 300kHz		550		
		4.000)/: /	f = 0.1Hz to 10Hz		23		
	1 4 006\/ internal =		f = 0.1Hz to $10kHz$		220		
		1010101100	f = 0.1Hz to 300kHz		610		

Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=2.7V \text{ to } 5.5V, V_{DDIO}=1.8V \text{ to } 5.5V, V_{GND}=0V, C_L=200 pF, R_L=2k\Omega$, $T_A=-40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CO	NDITIONS	MIN	TYP	MAX	UNITS
REFERENCE INPUT							
Reference Input Range	V _{REF}			1.24		V _{DD}	V
Reference Input Current	I _{REF}	$V_{REF} = V_{DD} = 5.5V$	1		55	75	μΑ
Reference Input Impedance	R _{REF}			75	100		kΩ
REFERENCE OUPUT							
		$V_{REF} = 2.048V, T_{A}$	= +25°C	2.043	2.048	2.053	
Reference Output Voltage	V _{REF}	V _{REF} = 2.5V, T _A =	+25°C	2.494	2.500	2.506	V
		$V_{REF} = 4.096V, T_{A}$	= +25°C	4.086	4.096	4.106	
			f = 1kHz		129		
		$V_{REF} = 2.048V$	f = 10kHz		122		
Reference Output Noise Density		V 2.500V	f = 1kHz		158		m\//a/\
Reference Output Noise Density		$V_{REF} = 2.500V$	f = 10kHz		151		nV/√Hz
		V 4.00CV	f = 1kHz		254		
		$V_{REF} = 4.096V$	f = 10kHz		237		
			f = 0.1Hz to 10Hz		12		
		$V_{REF} = 2.048V$	f = 0.1Hz to $10kHz$		110		
		f = 0.1Hz to 300kHz			390		
			f = 0.1Hz to 10Hz		15		
Integrated Reference Output Noise		$V_{REF} = 2.500V$	f = 0.1Hz to $10kHz$		129		μV _{P-P}
INOISE			f = 0.1Hz to 300kHz		430		
			f = 0.1Hz to 10Hz		20		
		$V_{REF} = 4.096V$	f = 0.1Hz to $10kHz$		205		
			f = 0.1Hz to 300kHz		525		
Reference Temperature		MAX5805A			±4	±12	
Coefficient (Note 8)		MAX5803/MAX580	4/MAX5805B		±10	±25	ppm/°C
Reference Drive Capacity		External load		25		kΩ	
Reference Capacitive Load Handling				200		pF	
Reference Load Regulation		I _{SOURCE} = 0 to 500		1.0		mV/mA	
Reference Line Regulation					0.1		mV/V

Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=2.7V \text{ to } 5.5V, V_{DDIO}=1.8V \text{ to } 5.5V, V_{GND}=0V, C_L=200pF, R_L=2k\Omega$, $T_A=-40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	COND	OITIONS	MIN	TYP	MAX	UNITS	
POWER REQUIREMENTS								
Cupply Valtage		$V_{REF} = 4.096V$		4.5		5.5	V	
Supply Voltage	V _{DD}	All other options		2.7		5.5	V	
I/O Supply Voltage	V _{DDIO}			1.8		5.5	V	
		External reference	V _{REF} = 3V		135	190		
		External reference	V _{REF} = 5V		165	225		
		Internal reference,	$V_{REF} = 2.048V$		190	265		
Supply Current (DAC Output at		reference pin	$V_{REF} = 2.5V$		205	280		
Midscale) (Note 9)	I _{DD}	undriven	$V_{REF} = 4.096V$		250	340	μΑ	
			$V_{REF} = 2.048V$		215	300		
		Internal reference, reference pin driven	$V_{REF} = 2.5V$		225	315		
		Telefence pili driveri	$V_{REF} = 4.096V$		275	375		
		C. da wa al wafa wa a a	V _{REF} = 3V		155	210		
		External reference	$V_{REF} = 5V$		200	265		
	lDD	Internal reference, reference pin	V _{REF} = 2.048V		205	280		
Supply Current (DAC Output at Full Scale) (Note 9)			V _{REF} = 2.5V		220	300		
		undriven	V _{REF} = 4.096V		275	375	μΑ	
		Internal reference, reference pin driven	V _{REF} = 2.048V		225	310		
			V _{REF} = 2.5V		240	330		
			V _{REF} = 4.096V		300	410]	
Power-Down Mode Supply			V _{REF} = 2.048V		90	135		
Current (DAC Powered Down, Reference Remains Active)	I _{DD}	Internal reference, reference pin driven	V _{REF} = 2.5V		93	135	μΑ	
(Note 9)		reference pin driven	V _{REF} = 4.096V		100	150	F., ,	
Power-Down Mode Supply Current (Note 9)	I _{PD}	External reference, V			0.4	2	μА	
Digital Supply Current (Note 9)	I _{DDIO}					1.0	μA	
DIGITAL INPUT CHARACTERIST	TICS (SCL, S	DA, ADDR, AUX, LDA	C)					
		2.2V < V _{DDIO} < 5.5V		0.7 x V _{DDIO}			.,	
Input High Voltage	V _{IH}	1.8V < V _{DDIO} < 2.2V	0.8 x V _{DDIO}			V		
		2.2V < V _{DDIO} < 5.5V				0.3 x V _{DDIO}	.,	
Input Low Voltage	V _{IL}	1.8V < V _{DDIO} < 2.2V				0.2 x V _{DDIO}	V	

Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=2.7V \text{ to } 5.5V, V_{DDIO}=1.8V \text{ to } 5.5V, V_{GND}=0V, C_L=200pF, R_L=2k\Omega$, $T_A=-40^{\circ}C$ to $+125^{\circ}C$, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Hysteresis Voltage	V _H			0.15		V
Input Leakage Current (Note 9)	I _{IN}			±0.1	±1	μΑ
Input Capacitance	C _{IN}			3		pF
ADDR Pullup/Pulldown Strength	R _{PU} , R _{PD}	(Note 10)	30	50	90	kΩ
DIGITAL OUTPUT (SDA)						
Output Low Voltage	V _{OL}	I _{SINK} = 3mA			0.2	V
I2C TIMING CHARACTERISTICS	(SCL, SDA,	AUX, LDAC)				
SCL Clock Frequency	f _{SCL}				400	kHz
Bus Free Time Between a STOP and a START Condition	t _{BUF}		1.3			μs
Hold Time Repeated for a START Condition	t _{HD;STA}		0.6			μs
SCL Pulse Width Low	t _{LOW}		1.3			μs
SCL Pulse Width High	tHIGH		0.6			μs
Setup Time for Repeated START Condition	t _{SU;STA}		0.6			μs
Data Hold Time	t _{HD;DAT}		0		900	ns
Data Setup Time	t _{SU;DAT}		100			ns
SDA and SCL Receiving Rise Time	t _R		20 + C _B /10		300	ns
SDA and SCL Receiving Fall Time	tF		20 + C _B /10		300	ns
SDA Transmitting Fall Time	tF		20 + C _B /10		250	ns
Setup Time for STOP Condition	t _{SU;STO}		0.6			μs
Bus Capacitance Allowed	C _B	V _{DD} = 2.7V to 5.5V	10		400	pF
Pulse Width of Suppressed Spike	t _{SP}			50		ns
CLR Removal Time Prior to a Recognized START	t _{CLRSTA}		100			ns
CLR Pulse Width Low	tCLPW		20			ns
LDAC Pulse Width Low	t _{LDPW}		20			ns
LDAC Fall to SCLK Fall to Hold	t _{LDH}	Applies to execution edge	400			ns

Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD}=2.7V\ to\ 5.5V,\ V_{DDIO}=1.8V\ to\ 5.5V,\ V_{GND}=0V,\ C_L=200pF,\ R_L=2k\Omega$, $T_A=-40^{\circ}C$ to +125°C, unless otherwise noted.) (Note 2)

- **Note 2:** Electrical specifications are production tested at $T_A = +25^{\circ}C$. Specifications over the entire operating temperature range are guaranteed by design and characterization. Typical specifications are at $T_A = +25^{\circ}C$.
- Note 3: DC Performance is tested without load.
- Note 4: Linearity is tested with unloaded outputs to within 20mV of GND and VDD.
- **Note 5:** Gain and offset calculated from measurements made with $V_{REF} = V_{DD}$ at code 30 and 4065 for MAX5805, code 8 and 1016 for MAX5804, and code 2 and 254 for MAX5803.
- **Note 6:** Subject to zero and full-scale error limits and V_{REF} settings.
- Note 7: On power-up, the device initiates an internal 200µs (typ) calibration sequence. All commands issued during this time will be ignored.
- Note 8: Specification is guaranteed by design and characterization.
- **Note 9:** Static logic inputs with $V_{IL} = V_{GND}$ and $V_{IH} = V_{DDIO}$.
- **Note 10:** An unconnected condition on ADDR is sensed via a resistive pullup and pulldown operation; for proper operation, ADDR should be tied to V_{DDIO}, GND, or left unconnected with minimal capacitance.





Figure 1. I²C Serial Interface Timing Diagram

Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

Typical Operating Characteristics


(MAX5805, 12-bit performance, T_A = +25°C, unless otherwise noted.)





Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

Typical Operating Characteristics (continued)

(MAX5805, 12-bit performance, $T_A = +25^{\circ}C$, unless otherwise noted.)










Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface


Typical Operating Characteristics (continued)


(MAX5805, 12-bit performance, $T_A = +25$ °C, unless otherwise noted.)

















Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface


Typical Operating Characteristics (continued)


(MAX5805, 12-bit performance, $T_A = +25^{\circ}C$, unless otherwise noted.)
















0.1Hz TO 10Hz OUTPUT NOISE, EXTERNAL




0.1Hz TO 10Hz OUTPUT NOISE, INTERNAL REFERENCE (VDD = 5V, VREF = 2.048V)




Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface


Typical Operating Characteristics (continued)

(MAX5805, 12-bit performance, $T_A = +25^{\circ}C$, unless otherwise noted.)







VREF DRIFT vs. TEMPERATURE




INTERNAL REFERENCE NOISE DENSITY vs. FREQUENCY




0.1Hz TO 10Hz OUTPUT NOISE, INTERNAL REFERENCE ($V_{DD}=5V,\,V_{REF}=4.096V$)



REFERENCE LOAD REGULATION




SUPPLY CURRENT vs. SUPPLY VOLTAGE



Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

Pin Configurations



Pin Description

PIN	NAME	FUNCTION
1	AUX	Active-Low Auxilliary Asynchronous Input. User Configurable, see Table 7. If not using the \overline{AUX} functions, connect this input to V_{DDIO} .
2	LDAC	Dedicated Active-Low Asynchronous Load DAC
3	ADDR	I ² C Interface Address Selection
4	SCL	I ² C Interface Clock Input
5	SDA	I ² C Bidirectional Serial Data
6	V _{DDIO}	Digital Interface Power-Supply Input
7	V _{DD}	Supply Voltage Input. Bypass V _{DD} with a 0.1µF capacitor to GND.
8	GND	Ground
9	OUT	Buffered DAC Output
10	REF	Reference Voltage Input/Output
_	EP	Exposed Pad (TDFN Only). Connect to ground.

Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

Detailed Description

The MAX5803/MAX5804/MAX5805 are single-channel, low-power, 8-/10-/12-bit voltage-output digital-to-analog converters (DACs) with an internal output buffer. The wide supply voltage range of 2.7V to 5.5V and low power consumption accommodate low-power and lowvoltage applications. The devices present a $100k\Omega$ (typ) load to the external reference. The internal output buffer allows rail-to-rail operation. An internal voltage reference is available with software selectable options of 2.048V, 2.500V, or 4.096V. The devices feature a fast 400kHz I2C-compatible interface. The MAX5803/ MAX5804/MAX5805 include a serial-in/parallel-out shift register, internal CODE and DAC registers, a power-onreset (POR) circuit to initialize the DAC output to code zero, and control logic. A user-configurable AUX pin is available to asynchronously clear or gate the device output independent of the serial interface.

DAC Output (OUT)

The MAX5803/MAX5804/MAX5805 include an internal buffer on the DAC output. The internal output buffer provides improved load regulation for the DAC output. The output buffer slews at 1V/µs (typ) and drives up to $2k\Omega$ in parallel with 500pF. The analog supply voltage (VDD) determines the maximum output voltage range of the devices as VDD powers the output buffer. Under no-load conditions, the output buffer drives from GND to VDD, subject to offset and gain errors. With a $2k\Omega$ load to GND, the output buffer drives from GND to within and 200mV of VDD. With a $2k\Omega$ load to VDD, the output buffer drives from VDD to within 200mV of GND.

The DAC ideal output voltage is defined by:

$$V_{OUT} = V_{REF} \times \frac{D}{2^N}$$

Where D = code loaded into the DAC register, V_{REF} = reference voltage, N = resolution.

Internal Register Structure

The user interface is separated from the DAC logic to minimize digital feedthrough. Within the serial interface is an input shift register, the contents of which can be routed to control registers or the DAC itself, as determined by the user command.

Within the device there is a CODE register followed by a DAC Latch register (see the Functional Diagram).

The contents of the CODE register hold pending DAC output settings which can later be loaded into the DAC registers. The CODE register can be updated using both CODE and CODE_LOAD user commands. The contents of the DAC register hold the current DAC output settings. The DAC register can be updated directly from the serial interface using the CODE_LOAD commands or can upload the current contents of the CODE register using LOAD commands or the $\overline{\text{LDAC}}$ input.

The contents of both CODE and DAC registers are maintained during all software power-down states, so that when the DAC is returned to a normal operating mode, it returns to its previously stored output settings. Any CODE or LOAD commands issued during software power-down states continue to update the register contents. The SW_CLEAR command clears the contents of the CODE and DAC registers to the user-programmable default values. The SW_RESET command resets all configuration registers to their power-on default states, while resetting the CODE and DAC registers to zero scale.

Internal Reference

The MAX5803/MAX5804/MAX5805 include an internal precision voltage reference that is software selectable to be 2.048V, 2.500V, or 4.096V. When an internal reference is selected, that voltage is available on the REF pin for other external circuitry (see the <u>Typical Operating Circuits</u>) and can drive a 25k Ω load.

External Reference

The external reference input features a typical input impedance of $100k\Omega$ and accepts an input voltage from +1.24V to V_{DD} . Connect an external voltage supply between REF and GND to apply an external reference. The MAX5803/4/5 power up and reset to external reference mode. Visit www.maximintegrated.com/products/references for a list of available external voltage-reference devices.

AUX Input

The MAX5803/MAX5804/MAX5805 provide an asynchronous \overline{AUX} (active-low) input. Use the CONFIG command to program the device to use the input in one of the following modes: \overline{CLR} (default), \overline{GATE} , or disabled. If not using the \overline{AUX} functions, connect this input to V_{DDIO} .

CLR Mode

In $\overline{\text{CLR}}$ mode, the $\overline{\text{AUX}}$ input performs an asynchronous level sensitive CLEAR operation when pulled low. If $\overline{\text{CLR}}$ is configured and asserted, all CODE and DAC

Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

data registers are cleared to their default/return values as defined by the configuration settings. Other user-configuration settings are not affected.

Some I²C interface commands are gated by CLR activity during the transfer sequence. If $\overline{\text{CLR}}$ is issued during a command write sequence, any gated commands within the sequence are ignored. If $\overline{\text{CLR}}$ is issued during an I2C command read sequence, the exchange continues as normal, however the data read back may be stale. The user may determine the state of the CLR input by issuing a status read. In all cases, the I2C interface continues to function according to protocol, however slave ACK pulses beyond the command acknowledge are not sent for gated write commands (notifying the uP that these instructions are being ignored). Any nongated commands appearing in the transfer sequence are fully acknowledged and executed. In order for the gating condition to be removed, remove CLR prior to a recognized START condition, meeting tours to a recognized START condition, meeting tours requirements.

GATE Mode

Use of the GATE mode provides a means of momentarily holding the DAC in a user-selectable default/return state, returning the DAC to the last programmed state upon removal. The MAX5803/MAX5804/MAX5805 also feature a software-accessible GATE command. While asserted in GATE mode, the AUX pin does not interfere with RETURN, CODE, or DAC register updates and related load activity. The user may determine the gate status of the device by issuing a status read. I²C readbacks of CODE and DAC register content while gated continue to return the current register values, which may differ from the actual DAC output level.

LDAC Input

The MAX5803/MAX5804/MAX5805 provide a dedicated asynchronous \$\overline{LDAC}\$ (active-low) input. The \$\overline{LDAC}\$ input performs an asynchronous level sensitive LOAD operation when pulled low. Use of the \$\overline{LDAC}\$ input mode provides a means of updating multiple devices together as a group. Users wishing to control the DAC update instance independently of the I/O instruction should hold \$\overline{LDAC}\$ high during programming cycles. Once programming is complete, \$\overline{LDAC}\$ may be strobed and the new CODE register content is loaded into the DAC latch output. Users wishing to load new DAC data in direct response to I/O CODE register activity should connect \$\overline{LDAC}\$ permanently low; in this configuration, the MAX5803/

MAX5804/MAX5805 DAC output updates in response to each completed I/O CODE instruction update edge. A software LOAD command is also provided.

The $\overline{\text{LDAC}}$ operation does not interact with the user interface directly. However, in order to achieve the best possible glitch performance, timing with respect to the interface update edge should follow t_{LDH} specifications when issuing CODE commands. Using the software LOAD command with the Broadcast ID provides a software-based means of synchronously updating several MAX5803/MAX5804/MAX5805 devices on a shared bus.

V_{DDIO} Input

The MAX5803/MAX5804/MAX5805 feature a separate supply pin ($V_{\rm DDIO}$) for the digital interface (1.8V to 5.5V). If present, connect $V_{\rm DDIO}$ to the I/O supply of the host processor.

I²C Serial Interface

The MAX5803/MAX5804/MAX5805 feature an I²C-/SMBus[™]-compatible, 2-wire serial interface consisting of a serial data line (SDA) and a serial clock line (SCL). SDA and SCL enable communication between the MAX5803/MAX5804/MAX5805 and the master at clock rates up to 400kHz. Figure 1 shows the 2-wire interface timing diagram. The master generates SCL and initiates data transfer on the bus. The master device writes data to the MAX5803/MAX5804/MAX5805 by transmitting the proper slave address followed by the command byte and then the data word. Each transmit sequence is framed by a START (S) or Repeated START (Sr) condition and a STOP (P) condition. Each word transmitted to the MAX5803/MAX5804/MAX5805 is 8 bits long and is followed by an acknowledge clock pulse.

A master reading data from the MAX5803/MAX5804/ MAX5805 must transmit the proper slave address followed by a series of nine SCL pulses for each byte of data requested. The MAX5803/MAX5804/MAX5805 transmit data on SDA in sync with the master-generated SCL pulses. The master acknowledges receipt of each byte of data. Each read sequence is framed by a START or Repeated START condition, a not acknowledge, and a STOP condition. SDA operates as both an input and an open-drain output. A pullup resistor, typically 4.7k Ω is required on SDA. SCL operates only as an input. A pullup resistor, typically 4.7k Ω , is required on SCL if there are multiple masters on the bus, or if the single master has an open-drain SCL output.

Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

Series resistors in line with SDA and SCL are optional. Series resistors protect the digital inputs of the MAX5803/ MAX5804/MAX5805 from high voltage spikes on the bus lines and minimize crosstalk and undershoot of the bus signals. The MAX5803/MAX5804/MAX5805 can accommodate bus voltages higher than VDD up to a limit of 5.5V; bus voltages lower than VDD are not recommended and may result in significantly increased interface currents. The MAX5803/MAX5804/MAX5805 digital inputs are double buffered. Depending on the command issued through the serial interface, the CODE register(s) can be loaded without affecting the DAC register(s) using the write command. To update the DAC registers, either drive the AUX input low while in LDAC mode to asynchronously update the DAC output, or use the software LOAD command.

I²C START and STOP Conditions

SDA and SCL idle high when the bus is not in use. A master initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA while SCL is high (Figure 2). A START condition from the master signals the beginning of a transmission to the MAX5803/MAX5804/MAX5805. The master terminates transmission and frees the bus by issuing a STOP condition. The bus remains active if a Repeated START condition is generated instead of a STOP condition.

I²C Early STOP and Repeated START Conditions

The MAX5803/MAX5804/MAX5805 recognize a STOP condition at any point during data transmission except if the STOP condition occurs in the same high pulse as a START condition. Transmissions ending in an early STOP condition do not impact the internal device settings. If STOP occurs during a readback byte, the transmission is terminated and a later read mode request begins transfer of the requested register data from the beginning (this applies to combined format I²C read

Table 1. I2C Slave Address LSBs

A[6:2] = 00110												
ADDR A1 A0												
V _{DD}	1	1										
N.C.	1	0										
GND	0	0										

mode transfers only, interface verification mode transfers will be corrupted, see Figure 2.)

I²C Slave Address

The slave address is defined as the seven most significant bits (MSBs) followed by the R/ \overline{W} bit. See Figure 4. The five most significant bits are 00110 with the 2 LSBs determined by ADDR as shown in Table 1. Setting the R/ \overline{W} bit to 1 configures the MAX5803/MAX5804/MAX5805 for read mode. Setting the R/ \overline{W} bit to 0 configures the MAX5803/MAX5804/MAX5805 for write mode. The slave address is the first byte of information sent to the MAX5803/MAX5804/MAX5805 after the START condition.

The MAX5803/MAX5804/MAX5805 have the ability to detect an unconnected state on the ADDR input for additional address flexibility; if leaving the ADDR input unconnected, be certain to minimize all loading on the pin (i.e. provide a landing for the pin, but do not allow any board traces). Using the ADDR input, up to three devices can be run on a single I²C bus




Figure 2. I²C START, Repeated START, and STOP Conditions

Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

I²C Broadcast Address

A broadcast address is provided for the purpose of updating or configuring all MAX5803/MAX5804/MAX5805 devices on a given I²C bus. All MAX5803/MAX5804/MAX5805 devices acknowledge and respond to the broadcast device address 00110010. The broadcast mode is intended for use in write mode only (as indicated by $R/\overline{W} = 0$ in the address given).

I²C Acknowledge

In write mode, the acknowledge bit (ACK) is a clocked 9th bit that the MAX5803/MAX5804/MAX5805 use to handshake receipt of each byte of data as shown in Figure 3. The MAX5803/MAX5804/MAX5805 pull down SDA during the entire master-generated 9th clock pulse if the previous byte is successfully received. Monitoring ACK allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master will retry communication.

In read mode, the master pulls down SDA during the 9th clock cycle to acknowledge receipt of data from the MAX5803/MAX5804/MAX5805. An acknowledge is sent by the master after each read byte to allow data transfer to continue. A not-acknowledge is sent when the master reads the final byte of data from the MAX5803/MAX5804/MAX5805, followed by a STOP condition.

I²C Command Byte and Data Bytes

A command byte follows the slave address. A command byte is typically followed by two data bytes unless it is the last byte in the transmission. If data bytes follow the command byte, the command byte indicates the address of the register that is to receive the following two data bytes. The data bytes are stored in a temporary




Figure 3. I²C Acknowledge

register and then transferred to the appropriate register during the ACK periods between bytes. This avoids any glitching or digital feedthrough to the DAC while the interface is active.

I²C Write Operations

A master device communicates with the MAX5803/ MAX5804/MAX5805 by transmitting the proper slave address followed by command and data words. Each transmit sequence is framed by a START or Repeated START condition and a STOP condition as described above. Each word is 8 bits long and is always followed by an acknowledge clock (ACK) pulse as shown in Figure 4 and Figure 5. The first byte contains the address of the MAX5803/MAX5804/MAX5805 with $R/\overline{W} = 0$ to indicate a write. The second byte contains the register (or command) to be written and the third and fourth bytes contain the data to be written. By repeating the register address plus data pairs (Byte #2 through Byte #4 in Figure 4 and Figure 5), the user can perform multiple register writes using a single I²C command sequence. There is no limit as to how many registers the user can write with a single command. The MAX5803/MAX5804/ MAX5805 support this capability for all user-accessible write mode commands.

Combined Format I²C Readback Operations

Each readback sequence is framed by a START or Repeated START condition and a STOP condition. Each word is 8 bits long and is followed by an acknowledge clock pulse as shown in Figure 6. The first byte contains the address of the MAX5803/MAX5804/MAX5805 with $R\overline{W} = 0$ to indicate a write. The second byte contains the register that is to be read back. There is a Repeated START condition, followed by the device address with $R/\overline{W} = 1$ to indicate a read and an acknowledge clock. The master has control of the SCL line but the MAX5803/ MAX5804/MAX5805 take over the SDA line. The final two bytes in the frame contain the register data readback followed by a STOP condition. If additional bytes beyond those required to readback the requested data are provided, the MAX5803/MAX5804/MAX5805 will continue to readback ones. Readback of the RETURN register is supported for the RETURN command (B[23:20] = 0111). Readback of the CODE register is supported for the CODE command (B[23:20] = 1000). Readback of the DAC register is supported for all LOAD commands (B[23:20] = 1001, 1010, or 1011).

Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

Readback of all other registers is not directly supported. All requests to read unsupported registers read back the device's current status and configuration settings as shown in Table 2. The status register contains information on the current clear, gate, and load status of the device (with a one indicating an asserted status), as well as user configuration settings for the reference, power-down, AUX mode, and default operation.

Interface Verification I²C Readback Operations

While the MAX5803/MAX5804/MAX5805 support standard I²C readback of selected registers, it is also capable of functioning in an interface verification mode. This mode is accessed any time a readback operation follows an executed write mode command. In this mode, the last executed three-byte command is read back in its entirety. This behavior allows verification of the interface.




Figure 4. I²C Single Register Write Sequence




Figure 5. Multiple Register Write Sequence (Standard I²C Protocol)

Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

Sample command sequences are shown in Figure 7. The first command transfer is given in write mode with $R/\overline{W}=0$ and must be run to completion to qualify for interface verification readback. There is now a STOP/START pair or Repeated START condition required, followed by the readback transfer with $R/\overline{W}=1$ to indicate a read and an acknowledge clock from the MAX5803/MAX5804/MAX5805. The master still has control of the SCL line but the MAX5803/MAX5804/MAX5805 take over the SDA line. The final three bytes in the frame contain the command and register data written in the first transfer presented for readback, followed by a STOP condition. If additional bytes beyond those required to read back the requested

data are provided, the MAX5803/MAX5804/MAX5805 will continue to read back ones.

It is not necessary for the write and read mode transfers to occur immediately in sequence. I²C transfers involving other devices do not impact the MAX5803/MAX5804/MAX5805 readback mode. Toggling between readback modes is based on the length of the preceding write mode transfer. Combined format I²C readback operation is resumed if a write command greater than two bytes but less than four bytes is supplied. For commands written using multiple register write sequences, only the last command executed is read back. For each command written, the readback sequence can only be completed




Figure 6. Standard I²C Register Read Sequence

Table 2. Standard I²C User Readback Data

	CON	/MAN	ID BY	TE (F	REQU	EST)		READBACK DATA HIGH BYTE READBACK DATA LOW									OW E	BYTE					
B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	B8	В7	В6	B5	B4	В3	B2	B1	B0
0	0	0	0	×	×	×	X	0	1	0	1	0		REV_ID[2:0] (000)				MA MA	X580 X580 X580 X580	3 = 0> 4 = 0>	.8A .92		
0	1	1	1	Χ	Х	Х	Х	RETURN[11:4]								R	RETUF	RN[3:0)]	0	0	0	0
1	0	0	0	Χ	Х	Х	Х			(CODE	[11:4]				CODI	E[3:0]		0	0	0	0
1	0	0	1	Χ	Х	Х	Х				DAC	[11:4]					DAC	[3:0]		0	0	0	0
1	0	1	0	Χ	Х	Х	Х				DAC	[11:4]					DAC	[3:0]		0	0	0	0
1	0	1	1	Х	Х	Х	Х	DAC[11:4]							DAC	[3:0]		0	0	0	0		
		Any	other	comr	mand			CLR O						PD[1:0]	Д	AB[2:0]	С	DF[2:0)]		

Table 3. DAC Data Bit Positions

PART	B15	B14	B13	B12	B11	B10	В9	В8	В7	В6	B5	В4	В3	B2	B1	В0
MAX5803	D7	D6	D5	D4	D3	D2	D1	D0	Χ	Х	Χ	Χ	Х	Χ	Χ	Χ
MAX5804	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Χ	Χ	X	Χ	Χ	Χ
MAX5805	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Χ	Χ	Χ	Χ

Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

one time; partial and/or multiple attempts to readback executed in succession will not yield usable data.

I²C Compatibility

The MAX5803/MAX5804/MAX5805 are fully compatible with existing I²C systems. SCL and SDA are high-impedance inputs; SDA provides an open drain which pulls the data line low to transmit data or ACK pulses. Figure 8 shows a typical I²C application.

I²C User-Command Register Map

This section lists the user-accessible commands and registers for the MAX5803/MAX5804/MAX5805.

<u>Table 4</u> provides detailed information about the I²C Command Registers.




Figure 7. Interface Verification I²C Register Read Sequences

Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

CODE Command

The CODE command (B[23:20] = 1000) updates the CODE register content for the DAC. Changes to the CODE register content based on this command will not affect the DAC output directly unless the $\overline{\text{LDAC}}$ input is in a low state. Otherwise, a subsequent hardware or software LOAD operation will be required to move this content to the active DAC latch. This command is gated when $\overline{\text{CLR}}$ is asserted, updates to this register are ignored while the register is being cleared. See Table 3 and Table 4.

LOAD Command

The LOAD command (B[23:20] = 1001) updates the DAC latch register content by uploading the current contents of the CODE register. This command is gated when $\overline{\text{CLR}}$ is asserted, updates to this register are ignored while the register is being cleared. See Table 3 and Table 4.

CODE_LOAD Command

The CODE_LOAD command (B[23:20] = 1010 and 1011) updates the CODE register contents as well as the DAC register content of the DAC. This command is gated when CLR is asserted, updates to these registers are ignored while the register is being cleared. See Table 3




Figure 8. Typical I²C Application Circuit

Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

COMIMAND	B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	11	B10	88	88	87	98	88	22	83	- B	<u> </u>	8	DESCRIPTION
DAC COMMANDS	Sa																					1	1	1	
CODE	-	0	0	0	×	×	×	×			Ō	ODE REGISTI DATA[11:4]	CODE REGISTER DATA[11:4]	~			8	CODE REGISTER DATA[3:0]	SISTER 3:0]		×	×	×	×	Writes data to the CODE register
LOAD	-	0	0	-	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	Transfers data from the CODE registers to the DAC register
CODE_LOAD	-	0	-	0	×	×	×	×			CODE,	AND DAC RE DATA[11:4]	CODE AND DAC REGISTER DATA[11:4]	ISTER			REG	CODE AND DAC EGISTER DATA[3:	CODE AND DAC REGISTER DATA[3:0]	[0	×	×	×	w > 0 > E	Smultaneously writes data to the CODE register while updating DAC register
CODE_LOAD	₩	0	-	,	×	×	×	×			CODE,	AND DAC RE DATA[11:4]	CODE AND DAC REGISTER DATA[11:4]	ISTER			CC	CODE AND DAC EGISTER DATA[3:(CODE AND DAC REGISTER DATA[3:0]	03	×	×	×	w > O > E	Smultaneously writes data to the CODE register while updating DAC register
RETURN	0	+	-	-	×	×	×	×		Œ	ETURN	REGIS.	RETURN REGISTER DATĄ11:4]	TA[11:4]			REI	URN REGIS DATA[3:0]	RETURN REGISTER DATA[3:0]	~	×	×	×	×	Updates the RETURN register contents for the DAC

Table 4. I²C Commands Summary

Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

CARRIEDO	5	5	Š	6	2	ğ	1	, 2	, 5	2	Š	, 5	ž	5	8	8	3	8	ä	2	8	8	2	8	MOITGIGOGE
CONFIGURATION COMMANDS	S O NC	MAN	<u> </u>					2	_	1	_	_	5		-	3	-	-	-	_	┪	_	_	3	
REF	0	0	-	0	evirQ oV = 0 ni9 evirQ = f	flusted = 0 NO syswMA = f		Ref Mode 00 = EXT 01 = 2.5V 10 = 2.0V 11 = 4.1V	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	Sets the reference operating mode.
SOFTWARE	0	0	-	-	×	0 0 0	Type: 000 = END 001 = GATE 100 = CLR 101 = RST Other = No Effect	ATE ATE A.B. ST Effect	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	Executes a software operation of the type chosen
POWER	0	-	0	0	×	×	×	×	×	×	×	×	×	×	×	×	Power Mode: 00 = DAC 01 = 1kΩ 10 = 100kΩ 11 = HiZ	er JAC IKQ OOKQ	×	×	×	×	×	×	Sets the Power mode
CONFIG	0		0	-	×	×	×	×	×	×	×	×	×	×	×	×	×	×	AUX 011 110 = 1111 :	AUX Mode: 011 = GATE 110 = CLEAR 111 = NONE Other = No Effect		×	×	×	Updates the function of the \overline{AUX} input
DEFAULT	0	-	-	0	×	×	×	×	×	×	×	×	×	×	×	×	Defau 000 001 011 100 =	Default Values: 000 = POR 001 = ZERO 010 = MID 011 = FULL 100 = RETURN Other = No Effect	; 2 ;	×	×	×	×	×	Sets the default value for the DAC
NO OPERATION COMMANDS	N COM	MAND	S																						
	0	0	0	0	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	These commands
No Operation	-	-	-	-	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	will have no effect on the part.
Reserved Commands: Any commands not specifically listed above are reserved for Maxim internal use only,	nmand	s: Any	comm	nands r	ot spe	cifically	/ listed	above a	are rese	rved fc	or Maxir	n interi	nal use	only.											

Table 4. I2C Commands Summary (continued)

Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

REF Command

The REF (B[23:20] = 0010) command updates the global reference setting used for the DAC. Set B[17:16] = 00 to use an external reference for the DAC or set B[17:16] to 01, 10, or 11 to select either the 2.5V, 2.048V, or 4.096V internal reference, respectively.

If RF3 (B19) is set to zero (default) in the REF command, the REF I/O will not be driven by the internal reference circuit, saving current. If RF3 is set to one, the REF I/O will be driven by the internal reference circuit, consuming an additional 25μ A (typ) of current when the reference is powered; when the reference is powered down, the REF I/O will be high-impedance.

If RF2 (B18) is set to zero (default) in the REF command, the reference will be powered down any time the DAC is powered down (in STANDBY mode). If RF2 (B18) is set to one, the reference will remain powered even if the DAC is powered down, allowing continued operation of external circuitry. In this mode, the 1µA shutdown state is not available. See Table 5.

SOFTWARE Commands

The SOFTWARE (B[23:20] = 0011) commands provide a means of issuing several flexible software actions. See Table 6.

The SOFTWARE Command Action Mode is selected by B[18:16]:

END (000): Used to end any active gate operation,

returning to normal operation (default).

GATE (001): DAC contents will be gated to their

DEFAULT selected values until the gate

condition is removed.

CLEAR (100): All CODE and DAC contents will be

cleared to their DEFAULT selected

values.

RESET (101): All CODE, DAC, RETURN, and

configuration registers reset to their power-up defaults (including REF, POWER, and CONFIG settings),

simulating a power cycle reset.

OTHER: No effect.

Table 5. REF (0010) Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	B8	B7	В6	B5	B4	В3	B2	B1	В0
0	0	1	0	RF3	RF2	RF1	RF0	X	X	X	X	X	X	X	X	X	X	Х	X	X	X	X	X
RE	F COI	MMA	ND	0 = REF Not driven 1 = REF Driven	0 = Off in Standby 1 = On in Standby	Ref M 00 = 01 = 10 = 11 =	EXT 2.5V				Don't	Care							Don't	Care			
DEF	AULT	VAL	UES	0	0	0	0	Х	Χ	Х	Х	Χ	Х	Χ	Χ	Х	Χ	Χ	Х	Χ	Χ	Χ	Х
		CO	MMA	ND B	YTE					DA	TA HI	GH B	/TE					DA	TA LC	DW B	/TE		

Table 6. SOFTWARE (0011) Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	B8	В7	B6	B5	B4	В3	B2	B1	В0
0	0	1	1	X	SW2	SW1	SW0	X	X	Х	X	X	X	X	X	X	X	X	X	X	X	X	X
	SOFT\ COMM			Don't Care	00 00 10 10 Ot	Mode 10: EN 1: GA 10: CL 11: RS her: N	ID TE .R ST No				Don't	Care							Don't	Care			
DEF	AULT	VAL	JES	Χ	0	0	0	Χ	Χ	Χ	Χ	Χ	Х	Х	Χ	Χ	Χ	Х	Χ	Χ	Χ	Χ	Х
		CO	MMA	ND B,	YTE					DA	TA HI	GH B	YTE		·			DA	TA LC)W B	/TE		

Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

POWER Command

The MAX5803/MAX5804/MAX5805 feature a software-controlled POWER mode command (B[23:20] = 0100).

In power-down, the DAC output is disconnected from the buffer and is grounded with either one of the two selectable internal resistors or set to high impedance. See <u>Table 7</u> and <u>Table 8</u> for the selectable internal resistor values in power-down mode. In power-down

mode, the DAC register retains its value so that the output is restored when the device powers up. The serial interface remains active in power-down mode with all registers accessible.

In power-down mode, the internal reference can be powered down or it can be set to remain powered-on for external use. Also, in power-down mode, parts using the external reference do not load the REF pin. See Table 7.

Table 7. POWER (0100) Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	B8	B7	В6	B5	B4	В3	B2	B1	В0
0	1	0	0	Х	Х	Х	X	Х	Х	Х	Х	Х	Х	X	Χ	PD1	PD0	Х	Х	X	X	Х	Х
(POV)		Don't	: Care					Don't	Care				Pov Mo 00 Nor 01 = 10 100 11 =	de: = mal 1kΩ = 0kΩ			Don't	Care		
DEF.	AULT	VAL	UES	Χ	Χ	Χ	Х	Χ	Χ	Χ	Χ	Х	Χ	Χ	Χ	0	0	Χ	Х	Χ	Χ	Χ	Χ
		CC	MMA	and e	BYTE					DA	TA HI	GH B	YTE					DA	TA LC)W BY	TE.		

Table 8. Selectable DAC Output Impedance in Power-Down Mode

PD1 (B7)	PD0 (B6)	OPERATING MODE
0	0	Normal operation
0	1	Power-down with internal $1k\Omega$ pulldown resistor to GND.
1	0	Power-down with internal 100k Ω pulldown resistor to GND.
1	1	Power-down with high-impedance output.

Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

CONFIG Command

The CONFIG command (B[23:20] = 0101) updates the function of the \overline{AUX} input enabling its gate or clear (default) operation mode. See Table 9.

AUX Config settings are written by B[5:3]:

GATE (011): AUX functions as a GATE. DAC code is

gated to DEFAULT value input when pin

is low.

CLEAR (110): AUX functions as a CLR input (default).

CODE and DAC content is cleared to

DEFAULT value if pin is low.

NONE (111): AUX functions are disabled.

OTHER: AUX function is not altered.

Note: CONFIG should not be programmed with the \overline{AUX} pin asserted (low), or unexpected behavior could result.

DEFAULT Command

DEFAULT (0110): The DEFAULT command selects the default value for the DAC. These default values are used for all future clear and gate operations. The new default setting is determined by bits DF[2:0]. See Table 10.

Available default values are:

POR (000): DAC defaults to power-on reset value

(default).

ZERO (001): DAC defaults to zero scale.

MID (010): DAC defaults to midscale.

FULL (011): DAC defaults to full scale.

RETURN (100): DAC defaults to value specified by the

RETURN register

OTHER: No effect, the default setting remains

unchanged.

Note: The selected default values do not apply to resets initiated by SW_RESET commands or supply cycling, both of which return the DACs to the power-on reset state (zero scale).

Table 9. CONFIG (0101) Command Format

B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	В8	В7	В6	B5	B4	В3	B2	B1	В0
0	1	0	1	X	X	Х	Х	Х	X	X	X	X	Х	X	X	Х	X	AB2	AB1	AB0	X	X	X
CON	FIG C	OMM	IAND		Don't	Care					Don't	Care				Do Ca		011 110 111 Oth	KB Mc = GA = CLB = NC ner = Effect	ATE EAR ONE No	Do	n't Ca	are
DEFA	ULT \	/ALUE	ES	X	Χ	X	Х	Х	Χ	Χ	Χ	Χ	Х	Χ	Χ	Χ	Χ	1	1	0	Χ	Χ	Χ
		СО	MMAI	ND B,	YTE					DA	ΓΑ ΗΙ	GH B	YTE					DA	TA LC)W BY	TE		

Table 10. DEFAULT (0110) Command Format

					- (-	,	,					_											
B23	B22	B21	B20	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	В9	B8	В7	В6	B5	B4	В3	B2	B1	В0
0	1	1	0	Х	Х	Х	Х	Х	Х	X	Х	Х	Х	Х	Х	DF2	DF1	DF0	Х	Х	Х	Х	Х
	DEF#)		Don't	Care					Don't	Care				00 01 01 100:	ult Va 00: PC 1: ZEI 10: MI 1: FU RETU her: N	OR RO ID LL JRN Vo		Do	on't Ca	are	
DEF	AULT	VALU	JES	Х	Х	Х	Х	Χ	Χ	Χ	Х	Χ	Х	Χ	Χ	0	0	0	Χ	Χ	Χ	Χ	Χ
		COI	IAMM	ND B,	YTE					DA	TA HI	GH B	YTE					DA	TA LC	DW B	YTE		

Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

RETURN Command

The RETURN command (B[23:20] = 0111) updates the RETURN register content for the DAC. If the DEFAULT configuration register is set to RETURN mode, the DAC will be cleared or gated to the RETURN register value in the event of a SW or HW CLEAR or GATE condition. It is not necessary to program this register if the DEFAULT = RETURN mode will not be used. The data format for the RETURN register is identical to that used for CODE and LOAD operations. See Table 3 and Table 4.

Applications Information

Power-On Reset (POR)

When power is applied to V_{DD} , the DAC output is set to zero scale. To optimize DAC linearity, wait until the supplies have settled and the internal setup and calibration sequence completes (200 μ s, typ).

Power Supplies and Bypassing Considerations

Bypass V_{DD} with high-quality ceramic capacitors to a low-impedance ground as close as possible to the device. Minimize lead lengths to reduce lead inductance. Connect GND to the analog ground plane.

Layout Considerations

Digital and AC transient signals on GND can create noise at the output. Connect GND to form the star ground for the DAC system. Refer remote DAC loads to this system ground for the best possible performance. Use proper grounding techniques, such as a multilayer board with a low-inductance ground plane, or star connect all ground return paths back to the MAX5803/MAX5804/MAX5805 GND. Carefully layout the traces between channels to reduce AC cross-coupling. Do not use wirewrapped boards and sockets. Use shielding to maximize noise immunity. Do not run analog and digital signals parallel to one another, especially clock signals. Avoid routing digital lines underneath the MAX5803/MAX5804/MAX5805 package.

Definitions

Integral Nonlinearity (INL)

INL is the deviation of the measured transfer function from a straight line drawn between two codes once offset and gain errors have been nullified.

Differential Nonlinearity (DNL)

DNL is the difference between an actual step height and the ideal value of 1 LSB. If the magnitude of the DNL \leq 1 LSB, the DAC guarantees no missing codes and is monotonic. If the magnitude of the DNL \geq 1 LSB, the DAC output may still be monotonic.

Offset Error

Offset error indicates how well the actual transfer function matches the ideal transfer function. The offset error is calculated from two measurements near zero code and near maximum code.

Gain Error

Gain error is the difference between the ideal and the actual full-scale output voltage on the transfer curve, after nullifying the offset error. This error alters the slope of the transfer function and corresponds to the same percentage error in each step.

Zero-Scale Error

Zero-scale error is the difference between the DAC output voltage when set to code zero and ground. This includes offset and other die level nonidealities.

Full-Scale Error

Full-scale error is the difference between the DAC output voltage when set to full scale and the reference voltage. This includes offset, gain error, and other die level nonidealities.

Settling Time

The settling time is the amount of time required from the start of a transition, until the DAC output settles to the new output value within the converter's specified accuracy.

Digital Feedthrough

Digital feedthrough is the amount of noise that appears on the DAC output when the DAC digital control lines are toggled.


Digital-to-Analog Glitch Impulse

A major carry transition occurs at the midscale point where the MSB changes from low to high and all other bits change from high to low, or where the MSB changes from high to low and all other bits change from low to high. The duration of the magnitude of the switching glitch during a major carry transition is referred to as the digital-to-analog glitch impulse.

The digital-to-analog power-up glitch is the duration of the magnitude of the switching glitch that occurs as the device exits power-down mode.

Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

Typical Operating Circuits



Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

Ordering Information

PART	PIN-PACKAGE	RESOLUTION (BIT)	INTERNAL REFERENCE TEMPCO (ppm/°C)
MAX5803ATB+T	10 TDFN-EP*	8	10 (typ), 25 (max)
MAX5803AUB+	10 μMAX	8	10 (typ), 25 (max)
MAX5804ATB+T	10 TDFN-EP*	10	10 (typ), 25 (max)
MAX5804AUB+	10 μMAX	10	10 (typ), 25 (max)
MAX5805AAUB+	10 μMAX	12	4 (typ), 12 (max)
MAX5805BATB+T	10 TDFN-EP*	12	10 (typ), 25 (max)
MAX5805BAUB+	10 μMAX	12	10 (typ), 25 (max)

Note: All devices are specified over the -40°C to +125°C temperature range.

PROCESS: BICMOS

Chip Information

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
10 TDFN-EP	T1032N+1	21-0429	90-0082
10 µMAX	U10+2	21-0061	90-0330

Chip Infor

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

^{*}EP = Exposed pad.

Ultra-Small, Single-Channel, 8-/10-/12-Bit Buffered Output Voltage DACs with Internal Reference and I²C Interface

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	11/12	Initial release	_
1	2/13	Released the MAX5803/MAX5804. Updated the Electrical Characteristics.	2–8, 30
2	6/13	Released the MAX5803/MAX5804/MAX5805 TDFN packages.	30
3	11/14	Added details to AUX input description.	14, 15, 27



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Digital to Analog Converters - DAC category:

Click to view products by Maxim manufacturer:

Other Similar products are found below:

5962-8876601LA PM7545FPCZ AD5311BRMZ-REEL7 AD664AJ AD7534JPZ TCC-103A-RT 057536E 5962-89657023A 702423BB

TCC-202A-RT AD664BE TCC-303A-RT TCC-206A-RT AD5770RBCBZ-RL7 DAC8229FSZ-REEL AD5673RBCPZ-2 MCP48FVB24
20E/ST MCP48FVB28-E/MQ MCP48FEB18-20E/ST MCP48FEB18-E/MQ MCP48FEB24-E/MQ MCP48FEB28T-20E/ST

MCP47FVB04T-E/MQ MCP48FEB28T-E/MQ MCP48FVB28T-20E/ST MCP47FVB28T-20E/ST MCP47FEB24T-E/MQ MCP48FVB18T
20E/ST MCP47FEB14T-E/MQ MCP47FEB08T-E/MQ MCP48FVB08T-20E/ST MCP47FEB04T-E/MQ MCP47FVB04T-20E/ST

AD7524JRZ-REEL LTC1664CGN LTC1664IGN LTC7545ACSW MCP47DA1T-A1E/OT MCP4921-E/MC UC3910D DAC39J84IAAV

DAC8218SPAG DAC8562TDGSR MAX545BCPD+ DAC7641YB/250 DAC7611PB DAC0800LCM TLV5638CDR TLC5615IDR

DAC900TPWRQ1