# OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers 

## General Description

The MAX5970 dual hot-swap controller provides complete protection for systems with two supply voltages from $0 V$ to +16 V . The MAX5970 includes four programmable LED outputs. The two hot-swap channels can be configured to operate as independent hot-swap controllers, or as a pair operating together so that both channels shut down if either channel experiences a fault.
The MAX5970 provides two programmable levels of overcurrent circuit-breaker protection: a fast-trip threshold for a fast turn-off, and a lower slow-trip threshold for a delayed turn-off. The maximum overcurrent circuitbreaker threshold range is set independently for each channel with a trilevel logic input IRNG_, or by programming though the ${ }^{2}{ }^{2} \mathrm{C}$ interface.
The MAX5970 is an advanced hot-swap controller that monitors voltage and current with an internal 10-bit ADC which is continuously multiplexed to convert the output voltage and current of both hot-swap channels at 10ksps. Each 10-bit sample is stored in an internal circular buffer so that 50 past samples of each signal can be read back through the $\mathrm{I}^{2} \mathrm{C}$ interface at any time or after a fault condition.
The device includes five user-programmable digital comparators per hot-swap channel to implement overcurrent warning and two levels of overvoltage/undervoltage detection. When any of the measured values violates the programmable limits, an external ALERT output is asserted. In addition to the ALERT signal, the MAX5970 can be programmed to deassert the power-good signal and/or turn off the external MOSFET.
The MAX5970 features four I/Os that can be independently configured as general-purpose inputs/outputs (GPIOs) or as open-drain LED drivers with programmable blinking. These four I/Os can be configured for any mix of LED driver or GPIO function.
The MAX5970 is available in a 36-pin thin QFN-EP package and operates over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ extended temperature range.

- Two Independent Hot-Swap Controllers Operate from 0 V to +16 V
- 10-Bit ADC Monitors Voltage and Current of Each Channel
- Circular Buffers Store 5ms of Current and Voltage Measurements
- Two Independent Internal Charge Pumps Generate n-Channel MOSFET Gate Drives
- Internal 500mA Gate Pulldown Current for Fast Shutdown
- VariableSpeed/BiLevel ${ }^{\text {TM }}$ Circuit-Breaker Protection
- Independent Precision-Voltage Enable Inputs
- Alert Output Indicates Fault and Warning Conditions
- Independent Power-Good Outputs
- Independent Fault Outputs
- Four Open-Drain Outputs Sink 25mA to Directly Drive LEDs
- Programmable LED Flashing Function
- Autoretry or Latched Fault Management
- 400kHz ${ }^{2}$ C Interface
- Small 6mm x 6mm, 36-Pin TQFN-EP Package

Applications
Single PCI Express ${ }^{\circledR}$ Hot-Plug Slot
Blade Servers
Disk Drives/DASD/Storage Systems
Soft-Switch for ASICs, FPGAs, and Microcontrollers with Independent Core and I/O Voltages

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :---: | :---: |
| MAX5970ETX + | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 36 TQFN-EP* |

+Denotes a lead(Pb)-free/RoHS-compliant package. *EP = Exposed pad.

# OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers 

## ABSOLUTE MAXIMUM RATINGS

|  |
| :---: |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |
|  |  |


|  |  |
| :---: | :---: |
| All Other Pins Input/Output Current |  |
| Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) |  |
| 36 -Pin $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ TQFN |  |
| (derate $35.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ). | 2857mW |
| Junction-to-Ambient Thermal Resistance ( $\theta \mathrm{JA}$ ) (Note 1).. $28^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| Operating Temperature Range ....................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |  |
| Junction Temperature .............................................. $+150^{\circ} \mathrm{C}$ |  |
| Storage Temperature Range......................... $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |  |
| Lead Temperature (soldering, 10s) |  |

All Other Pins Input/Output Current ....................................20mA
Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )
36 -Pin, $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ TQFN
(derate $35.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )..........................2857mW**
Junction-to-Ambient Thermal Resistance ( $\theta \mathrm{JA}$ ) (Note 1).. $28^{\circ} \mathrm{C} / \mathrm{W}$
Operating Temperature Range ......................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Storage Temperature Range............................ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ............................... $+300^{\circ} \mathrm{C}$

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal consideration, refer to www.maxim-ic.com/thermal-tutorial.
**As per JEDEC51 Standard (Multilayer Board)
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V} I \mathrm{~N}=2.7 \mathrm{~V}\right.$ to $16 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at V IN $=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) ( Note 2 )

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Input-Voltage Range | VIN |  |  | 2.7 |  | 16 | V |
| Hot-Swap Voltage Range |  |  |  | 0 |  | 16 | V |
| Supply Current | IIN |  |  |  | 2.5 | 4 | mA |
| Internal LDO Output Voltage | REG | IREG $=0$ to $5 \mathrm{~mA}, \mathrm{~V}$ IN $=2.7 \mathrm{~V}$ to 16 V |  | 2.49 | 2.53 | 2.6 | V |
| Undervoltage Lockout | UVLO | VIN rising |  |  |  | 2.7 | V |
| Undervoltage Lockout Hysteresis | UVLOHYS |  |  | 100 |  |  | mV |
| CURRENT-MONITORING FUNCTION |  |  |  |  |  |  |  |
| MON_, SENSE_ Input-Voltage Range |  |  |  | 0 |  | 16 | V |
| SENSE_ Input Current |  | VSENSE_, $\mathrm{V}_{\text {MON }}=16 \mathrm{~V}$ |  |  | 32 | 75 | $\mu \mathrm{A}$ |
| MON_ Input Current |  | VSENSE_, $\mathrm{VMON}_{\text {- }}=16 \mathrm{~V}$ |  | 180 24.34 |  |  | $\mu \mathrm{A}$ |
| Current Measurement LSB Voltage |  | 25 mV range |  |  |  |  | $\mu \mathrm{V}$ |
|  |  | 50 mV range |  | 48.39 |  |  |  |
|  |  | 100mV range |  | 96.77 |  |  |  |
| Current Measurement Error (25mV Range) |  | $\mathrm{V}_{\text {MON_ }}=0 \mathrm{~V}$ | VSENSE_ - VMON_ $=5 \mathrm{mV}$ | -6.57 |  | +6.22 | \% FS |
|  |  |  | VSENSE_- VMON_ $=20 \mathrm{mV}$ | -6.71 |  | +6.82 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{MON}}=2.5 \mathrm{~V} \\ & \text { to } 16 \mathrm{~V} \end{aligned}$ | VSENSE_- $\mathrm{V}_{\text {MON_ }}=5 \mathrm{mV}$ | -9.71 |  | +8.92 |  |
|  |  |  | VSENSE_- $\mathrm{V}_{\text {MON_ }}=20 \mathrm{mV}$ | -10.24 |  | +9.36 |  |
| Current Measurement Error (50mV Range) |  | $\mathrm{V}_{\text {MON_ }}=0 \mathrm{~V}$ | VSENSE_- $\mathrm{V}_{\text {MON_ }}=10 \mathrm{mV}$ | -4.24 |  | +3.78 | \% FS |
|  |  |  | VSENSE_- VMON_ $=40 \mathrm{mV}$ | -4.53 |  | +5.36 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{MON}}^{-}= \\ & \text {to } 16 \mathrm{~V} \end{aligned}$ | VSENSE_- $\mathrm{V}_{\text {MON_ }}=10 \mathrm{mV}$ | -4.50 |  | +4.00 |  |
|  |  |  | $\mathrm{V}_{\text {SENSE_- }}-\mathrm{V}_{\text {MON_ }}=40 \mathrm{mV}$ | -4.20 |  | +4.50 |  |

## OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{VIN}=2.7 \mathrm{~V}\right.$ to $16 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{VIN}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Current Measurement Error (100mV Range) |  | $\mathrm{V}_{\mathrm{MON}} \mathrm{N}=0 \mathrm{~V}$ | VSENSE_- VMON_ = 20mV | -2.70 |  | +2.43 | \% FS |
|  |  |  | VSENSE_- $\mathrm{V}_{\text {MON_ }}=80 \mathrm{mV}$ | -3.63 |  | +4.56 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{MON}}=2.5 \mathrm{~V} \\ & \text { to } 16 \mathrm{~V} \end{aligned}$ | VSENSE_ - VMON_ $=20 \mathrm{mV}$ | -3.14 |  | +3.19 |  |
|  |  |  | VSENSE_- VMON_ $=80 \mathrm{mV}$ | -3.80 |  | +3.93 |  |
| Fast Current-Limit Threshold <br> Error (25mV Range) |  | $\mathrm{V}_{\mathrm{MON}}{ }^{\text {a }}=0 \mathrm{~V}$ | Circuit breaker, DAC $=102$ | -2.106 |  | +0.888 | mV |
|  |  |  | Circuit breaker, DAC $=255$ | -2.986 |  | +0.641 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{MON}}=2.5 \mathrm{~V} \\ & \text { to } 16 \mathrm{~V} \end{aligned}$ | Circuit breaker, DAC $=102$ | -3.000 |  | +1.000 |  |
|  |  |  | Circuit breaker, DAC $=255$ | -3.500 |  | +1.500 |  |
| Fast Current-Limit Threshold Error (50mV Range) |  | $\mathrm{V}_{\mathrm{MON}}{ }^{\text {a }}=0 \mathrm{~V}$ | Circuit breaker, DAC $=102$ | -3.1188 |  | +0.926 | mV |
|  |  |  | Circuit breaker, DAC $=255$ | -4.873 |  | +0.3421 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{MON}}=2.5 \mathrm{~V} \\ & \text { to } 16 \mathrm{~V} \end{aligned}$ | Circuit breaker, DAC $=102$ | -3.2668 |  | +0.9228 |  |
|  |  |  | Circuit breaker, DAC $=255$ | -4.7 |  | +1.0212 |  |
| Fast Current-Limit Threshold <br> Error (100mV Range) |  | $\mathrm{V}_{\text {MON_ }}=0 \mathrm{~V}$ | Circuit breaker, DAC $=102$ | -4.7987 |  | +1.1812 | mV |
|  |  |  | Circuit breaker, DAC $=255$ | -8.9236 |  | +0.202 |  |
|  |  | $\begin{aligned} & \mathrm{VMON}_{\mathrm{MO}}=2.5 \mathrm{~V} \\ & \text { to } 16 \mathrm{~V} \end{aligned}$ | Circuit breaker, DAC = 102 | -4.9991 |  | +0.6374 |  |
|  |  |  | Circuit breaker, DAC $=255$ | -8.262 |  | +1 |  |
| Slow Current-Limit Threshold Error (25mV Range) |  | $\mathrm{V}_{\text {MON_ }}=0 \mathrm{~V}$ | Circuit breaker, DAC = 102 | -1.7965 |  | +1.5496 | mV |
|  |  |  | Circuit breaker, DAC $=255$ | -1.86 |  | +1.5916 |  |
|  |  | $\begin{aligned} & \mathrm{VMON}_{\mathrm{MO}}=2.5 \mathrm{~V} \\ & \text { to } 16 \mathrm{~V} \end{aligned}$ | Circuit breaker, DAC = 102 | -2.149 |  | +1.9868 |  |
|  |  |  | Circuit breaker, DAC $=255$ | -2.2285 |  | +1.9982 |  |
| Slow Current-Limit Threshold Error (50mV Range) |  | $\mathrm{V}_{\text {MON_ }}=0 \mathrm{~V}$ | Circuit breaker, DAC $=102$ | -2.3992 |  | +1.8723 | mV |
|  |  |  | Circuit breaker, DAC $=255$ | -2.5146 |  | +2.1711 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{MON}}=2.5 \mathrm{~V} \\ & \text { to } 16 \mathrm{~V} \end{aligned}$ | Circuit breaker, DAC = 102 | -2.4716 |  | +2.181 |  |
|  |  |  | Circuit breaker, DAC $=255$ | -2.7421 |  | +2.1152 |  |
| Slow Current-Limit Threshold Error (100mV Range) |  | $\mathrm{V}_{\text {MON_ }}=0 \mathrm{~V}$ | Circuit breaker, DAC = 102 | -3.3412 |  | +2.989 | mV |
|  |  |  | Circuit breaker, DAC $=255$ | -3.8762 |  | +3.6789 |  |
|  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{MON}}^{-}=2.5 \mathrm{~V} \\ & \text { to } 16 \mathrm{~V} \end{aligned}$ | Circuit breaker, DAC = 102 | -3.2084 |  | +2.7798 |  |
|  |  |  | Circuit breaker, DAC = 255 | -3.8424 |  | +2.6483 |  |
| Fast Circuit-Breaker Response Time | tFCB | Overdrive $=10 \%$ of current-sense range |  | 2 |  |  | $\mu \mathrm{s}$ |
| Slow Current-Limit Response Time | tscB | Overdrive $=4 \%$ of current-sense range |  | 2.4 |  |  | ms |
|  |  | Overdrive $=8 \%$ of current-sense range |  | 1.2 |  |  |  |
|  |  | Overdrive $=16 \%$ of current-sense range |  | 0.6 |  |  |  |
| THREE-STATE INPUTS |  |  |  |  |  |  |  |
| A_, IRNG_, MODE, PROT Low Current | IIN_LOW | Input voltage $=0.4 \mathrm{~V}$ |  | -40 |  |  | $\mu \mathrm{A}$ |
| A_, IRNG_, MODE, PROT T High Current | IIN_HIGH | Input voltage $=$ VREG -0.2 V |  |  |  | 40 | $\mu \mathrm{A}$ |
| A_, IRNG_, MODE, PROT Open Current | IFLOAT | Maximum source/sink current for open state |  | -4 |  | +4 | $\mu \mathrm{A}$ |

## $0 V$ to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers

## MAX5970

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{VIN}=2.7 \mathrm{~V}\right.$ to $16 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V} \mathbb{I N}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A_, IRNG_, MODE, PROT Low Voltage |  | Relative to AGND |  |  | 0.4 | V |
| A_, IRNG_, MODE, PROT High Voltage |  | Relative to REG | -0.24 |  |  | V |
| TWO-STATE INPUTS |  |  |  |  |  |  |
| ON_ Input Voltage | VON_ |  | 0.582 | 0.592 | 0.602 | V |
| ON_ Input Hysteresis | VON_HYS |  |  | 4 |  | \% |
| ON_ Input Current |  |  | -100 |  | +100 | nA |
| TIMING |  |  |  |  |  |  |
| MON_ to PG_ Delay |  | Register configurable (see Tables 31a and 31b) |  | 50 |  | ms |
|  |  |  |  | 100 |  |  |
|  |  |  |  | 200 |  |  |
|  |  |  |  | 400 |  |  |
| CHARGE PUMP (GATE_) |  |  |  |  |  |  |
| Charge-Pump Output Voltage |  | Relative to MON_, IGATE $=0$ | 4.5 | 5.1 | 5.5 | V |
| Charge-Pump Output Source Current | $\mathrm{IG}(\mathrm{UP})$ |  | 4 | 5 | 6 | $\mu \mathrm{A}$ |
| GATE_ Discharge Current | $\mathrm{IG}(\mathrm{DN})$ | $\mathrm{V}_{\text {GATE }}-\mathrm{V}_{\text {MON_ }}=2 \mathrm{~V}$ |  | 500 |  | mA |
| OUTPUT ( $\overline{\text { FAULT_, PG_, }} \overline{\text { ALERT }}$ ) |  |  |  |  |  |  |
| Output-Voltage Low |  | $\mathrm{ISINK}=3.2 \mathrm{~mA}$ |  |  | 0.2 | V |
| Output Leakage Current |  |  |  |  | 1 | $\mu \mathrm{A}$ |
| LED INPUT/OUTPUT |  |  |  |  |  |  |
| LED_ Input Threshold Low Level | VIL |  |  |  | 0.4 | V |
| LED_ Input Threshold High Level | VIH |  | 1.4 |  |  | V |
| LED_ Output Low | VOL | lLED_ $=25 \mathrm{~mA}$ |  |  | 0.7 | V |
| LED_ Input Leakage Current (Open Drain) | IGPIO_IX | VLED_ $=16 \mathrm{~V}$ | -1 |  | +1 | $\mu \mathrm{A}$ |
| LED_ Weak Pullup Current | IPU_WEAK | VLED_ $=$ VIN -0.65 V | 2 |  |  | $\mu \mathrm{A}$ |
| ADC PERFORMANCE |  |  |  |  |  |  |
| Resolution |  |  |  | 10 |  | Bits |
| Maximum Integral Nonlinearity | INL |  |  | 1 |  | LSB |
| ADC Total Monitoring Cycle Time |  | Two voltage and two current-sense conversion | 95 | 100 | 110 | $\mu \mathrm{s}$ |
| MON_ LSB Voltage |  | 16 V range | 15.23 | 15.49 | 15.69 | mV |
|  |  | 8 V range | 7.655 | 7.743 | 7.811 |  |
|  |  | 4 V range | 3.811 | 3.875 | 3.933 |  |
|  |  | 2 V range | 1.899 | 1.934 | 1.966 |  |
| MON_ Code 000H to 001H Transition Voltage |  | 16 V range | 10 | 25 | 41 | mV |
|  |  | 8 V range | 4.7 | 12 | 21 |  |
|  |  | 4 V range | 2 | 6 | 12 |  |
|  |  | 2 V range | 0.5 | 3 | 5.5 |  |

## OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\mathrm{IN}}=2.7 \mathrm{~V}\right.$ to $16 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{1}^{2} \mathrm{C}$ iNTERFACE |  |  |  |  |  |  |
| Serial-Clock Frequency | fscl |  |  |  | 400 | kHz |
| Bus Free Time Between STOP and START Condition | tBUF |  | 1.3 |  |  | $\mu \mathrm{s}$ |
| START Condition Setup Time | tsu:STA |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| START Condition Hold Time | thD:STA |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| STOP Condition Setup Time | tSU:STO |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Clock High Period | thigh |  | 0.6 |  |  | $\mu \mathrm{s}$ |
| Clock Low Period | tlow |  | 1.3 |  |  | $\mu \mathrm{S}$ |
| Data Setup Time | tSU:DAT |  | 100 |  |  | ns |
| Data Hold Time | thD:DAT | Transmit | 100 |  |  | ns |
|  |  | Receive | 300 |  | 900 |  |
| Output Fall Time | tof | Cbus $=10 \mathrm{pF}$ to 400pF |  |  | 250 | ns |
| Pulse Width of Spike Suppressed | tSP |  |  | 50 |  | ns |
| SDA, SCL Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 1.8 |  |  | V |
| SDA, SCL Input Low Voltage | VIL |  |  |  | 0.8 | V |
| SDA, SCL Input Hysteresis | VHYST |  |  | 0.22 |  | V |
| SDA, SCL Input Current |  |  | -1 |  | +1 | $\mu \mathrm{A}$ |
| SDA, SCL Input Capacitance |  |  |  | 15 |  | pF |
| SDA Output Voltage | VoL | ISINK $=4 \mathrm{~mA}$ |  |  | 0.4 | V |

Note 2: All devices are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Limits over the temperature range are guaranteed by design.

## Typical Operating Characteristics

$\left(\mathrm{V} \mid \mathrm{N}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


## OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers

Typical Operating Characteristics (continued)
$\left(\mathrm{VIN}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$


STARTUP WAVEFORM


10ms/div

TURN-OFF WAVEFORM (SLOW-COMPARATOR FAULT)


## OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers

$\overline{\left(\mathrm{VIN}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \text {, unless otherwise noted. } .\right) . ~ . ~}$


## OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers



Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | IRNG2 | Channel 2 Three-State Current-Sense Range Selection Input. Set the circuit-breaker threshold range by <br> connecting to DGND, DREG, or leave unconnected. |
| 2 | IRNG1 | Channel 1 Three-State Current-Sense Range Selection Input. Set the circuit-breaker threshold range by <br> connecting to DGND, DREG, or leave unconnected. |
| 3 | IN | Power-Supply Input. Connect to a voltage from 2.7V to 16V. Bypass to AGND with a 14F capacitor. |
| 4 | AGND | Analog Ground. Connect all GND_ and DGND to AGND externally using a star connection. |
| 5 | REG | Internal Regulator Output. Bypass to ground with a 1 1 F capacitor. Connect only to DREG. Do not use to <br> power external circuitry. |
| 6 | BIAS | For normal operation, connect BIAS to REG. |
| 7 | A1 | Three-State I2C Address Input 1 |
| 8 | A0 | Three-State I2C Address Input 0 |
| 9 | PROT | Protection Behavior Input. Three-state input sets one of three different response options for undervoltage <br> and overvoltage events. |
| 10 | SENSE1 | Channel 1 Current-Sense Input. Connect SENSE1 to the source of an external MOSFET and to one end of <br> RSENSE1. |
| 11 | MON1 | Channel 1 Voltage Monitoring Input |
| 12 | GATE1 | Channel 1 Gate-Drive Output. Connect to the gate of an external n-channel MOSFET. |
| 13 | GND1 | Channel 1 Gate Discharge Current Ground Return. Connect all GND_ and DGND to AGND externally <br> using a star connection. |

## OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers

Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 14 | LED1 | LED Driver 1 |
| 15 | LED2 | LED Driver 2 |
| 16 | POL | Polarity Select Input. Connect to DREG for active-high power-good outputs (PG_). Connect to GND for active-low power-good outputs. |
| 17 | DREG | Logic Power-Supply Input. Connect to REG externally through a $10 \Omega$ resistor and to DGND with a $1 \mu \mathrm{~F}$ ceramic capacitor. |
| 18 | ON1 | Channel 1 Precision Turn-On Input |
| 19 | $\overline{\text { FAULT1 }}$ | Channel 1 Active-Low Open-Drain Fault Output. $\overline{\text { FAULT1 }}$ goes low if an overcurrent occurs on channel 1. |
| 20 | $\overline{\text { FAULT2 }}$ | Channel 2 Active-Low Open-Drain Fault Output. $\overline{\text { FAULT2 }}$ goes low if an overcurrent occurs on channel 2. |
| 21 | SDA | $1^{2} \mathrm{C}$ Serial-Data Input/Output |
| 22 | SCL | ${ }^{12} \mathrm{C}$ Serial-Clock Input |
| 23 | ALERT |  |
| 24 | PG1 | Channel 1 Open-Drain Power-Good Output |
| 25 | PG2 | Channel 2 Open-Drain Power-Good Output |
| 26 | HWEN | Hardware Enable Input. Connect to DREG or DGND. State is read upon power-up as VIN crosses the UVLO threshold and sets enable register bits with this value. After UVLO, this input becomes inactive until power is cycled. |
| 27 | DGND | Digital Ground. Connect all GND_ and DGND to AGND externally using a star connection. |
| 28 | ON2 | Channel 2 Precision Turn-On Input |
| 29 | RETRY | Autoretry Fault Management Input. Connect to DREG to enable autoretry operation. Connect to DGND to enable latched-off operation. |
| 30 | MODE | Hot-Swap Two-State Mode Select Input. Connect MODE to DGND, DREG or leave it unconnected to operate the hot-swap channels independently or as a pair. |
| 31 | LED4 | LED Driver 4 |
| 32 | LED3 | LED Driver 3 |
| 33 | GND2 | Channel 2 Gate Discharge Current Ground Return. Connect all GND_ and DGND to AGND externally using a star connection. |
| 34 | GATE2 | Channel 2 Gate-Drive Output. Connect to gate of an external n-channel MOSFET. |
| 35 | MON2 | Channel 2 Voltage Monitoring Input |
| 36 | SENSE2 | Channel 2 Current-Sense Input. Connect SENSE2 to the source of an external MOSFET and to one end of RSENSE2. |
| - | EP | Exposed Pad. EP is internally grounded. Connect externally to ground plane using a star connection. |

## OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers

MAX5970

# OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers 



## OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers

Detailed Description
The MAX5970 includes a set of registers that are accessed through the ${ }^{2} \mathrm{C}$ interface. Some of the registers
are read only and some of the registers are read and write that are updated to configure the MAX5970 for a specific operation. See Tables 1a and 1b for the registers map.

## Table 1a. Register Address Map (Channel Specific)

| REGISTER | DESCRIPTION | CHANNEL 1 | CHANNEL 2 | RESET VALUE | READ/ WRITE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| adc_chx_cs_msb | High 8 bits ([9:2]) of latest current-signal ADC result | 0x00 | 0x04 | - | R |
| adc_chx_cs_lsb | Low 2 bits ([1:0]) of latest current-signal ADC result | 0x01 | 0x05 | - | R |
| adc_chx_mon_msb | High 8 bits ([9:2]) of latest voltage-signal ADC result | 0x02 | 0x06 | - | R |
| adc_chx_mon_ Isb | Low 2 bits ([1:0]) of latest voltage-signal ADC result | $0 \times 03$ | $0 \times 07$ | - | R |
| min_chx_cs_msb | High 8 bits ([9:2]) of current-signal minimum value | $0 \times 08$ | $0 \times 10$ | 0xFF | R |
| min_chx_cs_ Isb | Low 2 bits ([1:0]) of current-signal minimum value | 0x09 | $0 \times 11$ | $0 \times 03$ | R |
| max_chx_cs_msb | High 8 bits ([9:2]) of current-signal maximum value | 0x0A | $0 \times 12$ | 0x00 | R |
| max_chx_cs_ Isb | Low 2 bits ([1:0]) of current-signal maximum value | 0x0B | $0 \times 13$ | 0x00 | R |
| min_chx_mon_msb | High 8 bits ([9:2]) of voltage-signal minimum value | 0x0C | $0 \times 14$ | 0xFF | R |
| min_chx_mon_ Isb | Low 2 bits ([1:0]) of voltage-signal minimum value | 0x0D | $0 \times 15$ | $0 \times 03$ | R |
| max_chx_mon_msb | High 8 bits ([9:2]) of voltage-signal maximum value | OxOE | 0x16 | 0x00 | R |
| max_chx_mon_ Isb | Low 2 bits ([1:0]) of voltage-signal maximum value | 0x0F | $0 \times 17$ | 0x00 | R |
| uv1thr _chx_msb | High 8 bits ([9:2]) of undervoltage warning (UV1) threshold | 0x1A | 0x24 | 0x00 | R/W |
| uv1thr_chx_ Isb | Low 2 bits ([1:0]) of undervoltage warning (UV1) threshold | $0 \times 1 \mathrm{~B}$ | 0x25 | 0x00 | R/W |
| uv2thr_chx_msb | High 8 bits ([9:2]) of undervoltage critical (UV2) threshold | $0 \times 1 \mathrm{C}$ | 0x26 | 0x00 | R/W |
| uv2thr_chx_ Isb | Low 2 bits ([1:0]) of undervoltage critical (UV2) threshold | $0 \times 1 \mathrm{D}$ | $0 \times 27$ | 0x00 | R/W |
| ov1thr_chx_msb | High 8 bits ([9:2]) of overvoltage warning (OV1) threshold | 0x1E | 0x28 | 0xFF | R/W |
| ov1thr_chx_ Isb | Low 2 bits ([1:0]) of overvoltage warning (OV1) threshold | 0x1F | 0x29 | $0 \times 03$ | R/W |

## OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers

## Table 1a. Register Address Map (Channel Specific) (continued)

| REGISTER | DESCRIPTION | CHANNEL 1 | CHANNEL 2 | RESET VALUE | READ/ WRITE |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ov2thr_chx_msb | High 8 bits ([9:2]) of overvoltage critical (OV2) threshold | 0x20 | 0x2A | 0xFF | R/W |
| ov2thr_chx_ Isb | Low 2 bits ([1:0]) of overvoltage critical (OV2) threshold | 0x21 | 0x2B | $0 \times 03$ | R/W |
| oithr_chx_msb | High 8 bits ([9:2]) of overcurrent warning threshold | 0x22 | 0x2C | 0xFF | R/W |
| oithr_chx_ Isb | Low 2 bits ([1:0]) of overcurrent warning threshold | 0x23 | 0x2D | $0 \times 03$ | R/W |
| dac_chx-fast | Fast-comparator threshold DAC setting | 0x2E | 0x2F | 0xBF | R/W |
| cubf_ba_chx_v | Base address for block read of 50-sample voltage-signal data buffer | 0x46 | 0x48 | - | R |
| cubf_ba_chx_i | Base address for block read of 50-sample current-signal data buffer | $0 \times 47$ | 0x49 | - | R |

Table 1b. Register Address Map (General)

| REGISTER | DESCRIPTION | ADDRESS (HEX CODE) | RESET VALUE | READ/ WRITE |
| :---: | :---: | :---: | :---: | :---: |
| mon_range | MON input range setting | $0 \times 18$ | 0x00 | R/W |
| cbuf_chx_store | Selective enabling of circular buffer | 0x19 | 0xOF | R/W |
| ifast2slow | Current threshold fast-to-slow ratio setting | $0 \times 30$ | 0xOF | R/W |
| status0 | Slow-trip and fast-trip comparators status register | $0 \times 31$ | 0x00 | R |
| status1 | PROT, MODE, and ON_ inputs status register | $0 \times 32$ | - | R |
| status2 | Fast-trip threshold maximum range setting bits, from IRNG_ three-state inputs | $0 \times 33$ | - | R/W |
| status3 | LATCH, POL, $\overline{\text { ALERT, and PG_ status register }}$ | $0 \times 34$ | - | R |
| fault0 | Status register for undervoltage detection (warning or critical) | $0 \times 35$ | $0 \times 00$ | R/C |
| fault1 | Status register for overvoltage detection (warning or critical) | $0 \times 36$ | 0x00 | R/C |
| fault2 | Status register for overcurrent detection (warning) | $0 \times 37$ | $0 \times 00$ | R/C |
| pgdly | Delay setting between MON measurement and PG_ assertion | $0 \times 38$ | $0 \times 00$ | R/W |
| fokey | Load register with 0xA5 to enable force-on function | $0 \times 39$ | 0x00 | R/W |
| foset | Register that enables force-on function for a channel | $0 \times 3$ A | $0 \times 00$ | R/W |
| chxen | Channel enable bits | $0 \times 3 \mathrm{~B}$ | - | R/W |
| dgl_i | OC deglitch enable bits | $0 \times 3 \mathrm{C}$ | 0x00 | R/W |
| dgl_uv | UV deglitch enable bits | $0 \times 3 \mathrm{D}$ | $0 \times 00$ | R/W |
| dgl_ov | OV deglitch enable bits | $0 \times 3 \mathrm{E}$ | $0 \times 00$ | R/W |
| cbufrd_hibyonly | Circular buffers readout mode: 8 bit or 10 bit | 0x3F | 0xOF | R/W |
| cbuf_dly_stop | Circular buffer stop-delay. Number of samples recorded to the circular buffer after channel shutdown. | 0x40 | 0x19 | R/W |
| peak_log_rst | Reset control bits for peak-detection registers | 0x41 | $0 \times 00$ | R/W |
| peak_log_hold | Hold control bits for peak-detection registers | 0x42 | 0x00 | R/W |

# OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers 

Table 1b. Register Address Map (General) (continued)

| REGISTER | DESCRIPTION | ADDRESS <br> (HEX CODE) | RESET <br> VALUE | READ/ <br> WRITE |
| :--- | :--- | :---: | :---: | :---: |
| LED_Flash | LED flash/GPIO enable register | $0 \times 43$ | $0 \times 00$ | R/W |
| LED_ph_pu | LED phase/weak pullup enable register | $0 \times 44$ | $0 \times 00$ | R/W |
| LED_state | LED pins voltage state register (LED pins set open) | $0 \times 45$ | $0 \times 00$ | R |

Grouping Hot-Swap Channels
The MAX5970 can operate as either two independent hot-swap controllers or as a pair. See Table 2 for the configuration option based on the MODE logic level.

Hot-Swap Channels On-Off Control Depending on the configuration of the Chx_EN1 and Chx_EN2 bits, when VIN is above the VUVLO threshold and the ON_ input reaches its internal threshold, the MAX5970 turns on the external n-channel MOSFET for the corresponding channel, allowing power to flow to the load. The channel is enabled depending on the output of a majority function. Chx_EN1, Chx_EN2, and ON_ are the inputs to the majority function and the channel is enabled when two or more of these inputs are 1.
$($ Channel enabled $)=($ Chx_EN1 $\times$ Chx_EN2 $)+$ (Chx_EN1 x ON_) + (Chx_EN2 x ON_)
The inputs ON_ and Chx_EN2 can be set externally; the initial state of the Chx_EN2 bits in register chxen is set by the state of the HWEN input when VIN rises above Vuvio. The ON_ inputs connect to internal precision analog comparators with a 0.6 V threshold. Whenever VON_ is above 0.6 V , the corresponding $\mathrm{ON}_{\text {_ }}$ bit in register status 1[0:1] is set to 1 . The inputs Chx_EN1 and Chx_ EN2 can be set using the ${ }^{2} \mathrm{C}$ interface; the Chx_EN1 bits have a default value of 0 . This makes it possible to enable or disable each of the MAX5970 channels independently with or without using the ${ }^{2} \mathrm{C}$ interface (see Tables 3, 4a, and 4b).

Table 2. Grouping Hot-Swap Channels

| MODE INPUT | FUNCTION | DESCRIPTION |
| :---: | :---: | :--- |
| Low | Independent | Each channel operates as an independent hot-swap controller. A fault <br> shutdown in one channel does not affect operation of other channel. |
| High/unconnected | Paired | Channel 0 and channel 1 operate together as one pair. A fault shutdown in <br> one channel shuts down both channels in the pair. Both channels share the <br> ADC monitoring capability. |

## Table 3. chxen Register Format

| Description: |  | Channel enable bits, from HWEN input and Chx_EN1 bits |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Register Title: |  | chxen |  |  |  |  |  |  |
| Register Address: |  | $0 \times 3 \mathrm{~B}$ |  |  |  |  |  |  |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | RESET VALUE |
|  |  |  |  | Ch2_EN2 | Ch2_EN1 | Ch1_EN2 | Ch1_EN1 | - |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

## OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers

## Table 4a. status1 Register Function

| REGISTER ADDRESS | $\begin{gathered} \text { BIT } \\ \text { RANGE } \end{gathered}$ | DESCRIPTION |
| :---: | :---: | :---: |
| $0 \times 32$ | [1:0] | ON_Inputs State <br> $1=\mathrm{ON}$ _ above 600 mV channel enable threshold $0=$ ON_ below 600 mV channel enable threshold Bit 0: ON1 <br> Bit 1: ON2 |
|  | [4] | Channel Grouping Mode (MODE Input) <br> $0=$ Grouped (MODE high or open) <br> 1 = Independent (MODE low) |
|  | [7:6] | Voltage Critical Behavior (PROT Input) <br> $00=$ Assert ALERT upon UV/OV critical (same as UV/OV warning behavior) <br> 01 = Assert ALERT and deassert PG_ upon UV/OV critical <br> $10=$ Assert ALERT, deassert PG_, and shutdown channel(s) upon UV/OV critical <br> $11=$ (Not possible) |

## Table 4b. status1 Register Format

| Description: |  | Channel grouping (three-state MODE input), fault-detection behavior (three-state PROT input), and ON_inputs status register |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Register Title: |  | status 1 |  |  |  |  |  |  |
| Register Address: |  | 0x32 |  |  |  |  |  |  |
| R | R | R | R | R | R | R | R | RESET VALUE |
| prot[1] | prot[0] | - | mode[0] | - | - | ON2 | ON1 | 0x00 |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

Figure 1 shows the detailed logic operation of the hotswap enable signals Chx_EN1, Chx_EN2, and ON_, as well as the effect of various fault conditions.
An input undervoltage threshold control for enabling the hot-swap channel can be implemented by placing a resistive divider between the drain of the hot-swap MOSFET and ground, with the midpoint connected to ON_. The turn-on threshold voltage for the channel is then:

$$
V_{E N}=0.6 \mathrm{~V} \times(\mathrm{R} 1+\mathrm{R} 2) / \mathrm{R} 2
$$

The maximum rating for the ON _ is 6 V ; do not exceed this value.

## Startup

When all conditions for channel turn-on are met, the external n-channel MOSFET switch is fully enhanced with a typical gate-to-source voltage of 5 V to ensure a low drain-to-source resistance. The charge pump at each GATE_ driver sources $5 \mu \mathrm{~A}$ to control the output voltage turn-on voltage slew rate. An external capacitor can be added from GATE_ to GND_ to further reduce the voltage slew rate. Placing a $1 \mathrm{k} \Omega$ resistor in series with this capacitance prevents the added capacitance from increasing the gate turn-off time. Total inrush current is the load current summed with the product of the gate voltage slew rate $\mathrm{dV} / \mathrm{dt}$ and the load capacitance.

## OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers



Figure 1. Channel On-Off Control Logic Functional Schematic

To determine the output $\mathrm{dV} / \mathrm{dt}$ during startup, divide the GATE_ pullup current IG(UP) by the gate-to-ground capacitance. The voltage at the source of the external MOSFET follows the gate voltage, so the load dV/dt is the same as the gate $\mathrm{dV} / \mathrm{d}$. Inrush current is the product of the $\mathrm{dV} / \mathrm{dt}$ and the load capacitance. The time to start up tsu is the hot-swap voltage VS_ divided by the output dV/dt.
Be sure to choose an external MOSFET that can handle the power dissipated during startup. The inrush current is roughly constant during startup, and the voltage drop across the MOSFET (drain to source) decreases linearly as the load capacitance charges. The resulting power dissipation is therefore roughly equivalent to a single pulse of magnitude (VS_ x Inrush current)/2 and duration tSU. Refer to the thermal resistance charts in the MOSFET data sheet to determine the junction temperature rise during startup, and ensure that this does
not exceed the maximum junction temperature for worstcase ambient conditions.

Circuit-Breaker Protection
As the channel is turned on and during normal operation, two analog comparators are used to detect an overcurrent condition by sensing the voltage across an external resistor connected between SENSE_ and MON_. If the voltage across the sense resistor is less than the slow-trip and fast-trip circuit-breaker thresholds, the GATE_ output remains high. If either of the thresholds is exceeded due to an overcurrent condition, the gate of the MOSFET is pulled down to MON_ by an internal 500 mA current source.
The higher of the two comparator thresholds, the fasttrip, is set by an internal 8-bit DAC (see Table 8), within one of three configurable full-scale current-sense ranges: $25 \mathrm{mV}, 50 \mathrm{mV}$, or 100 mV (see Tables 7 a and 7 b ). The 8 -bit fast-trip threshold DAC can be programmed

# OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers 

## Table 5a. ifast2slow Register Format

| Description: <br> Register Title: <br> Register Address: |  | Current threshold fast to slow setting bits ifast2slow$0 \times 30$ |  |  | R/W | R/W | R/W | RESET VALUE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W | R/W | R/W | R/W | R/W |  |  |  |  |
| - | - | - | - | Ch2_FS1 | Ch2_FSO | Ch1_FS1 | Ch1_FSO | 0x0F |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

Table 5b. Setting Fast-Trip to Slow-Trip Threshold Ratio

| Chx_FS1 | Chx_FS0 | FAST-TRIP TO SLOW-TRIP RATIO (\%) |
| :---: | :---: | :---: |
| 0 | 0 | 125 |
| 0 | 1 | 150 |
| 1 | 0 | 175 |
| 1 | 1 | 200 |

from $40 \%$ to $100 \%$ of the selected full-scale currentsense range. The slow-trip threshold follows the fast-trip threshold as one of four programmable ratios, set by the ifast2slow register (see Tables 5a and 5b).
The fast-trip threshold is always higher than the slow-trip threshold, and the fast-trip comparator responds very quickly to protect the system against sudden, severe overcurrent events. The slower response of the slowtrip comparator varies depending upon the amount of overdrive beyond the slow-trip threshold. If the overdrive is small and short-lived, the comparator does not shut down the affected channel. As the overcurrent event increases in magnitude, the response time of the slowtrip comparator decreases. This scheme provides good rejection of noise and spurious overcurrent transients near the slow-trip threshold while aggressively protecting the system against larger overcurrent events that occur as a result of a load fault.

## Setting Circuit-Breaker Thresholds

To select and set the MAX5970 slow-trip and fast-trip comparator thresholds, use the following procedure:

1) Select one of four ratios between the fast-trip threshold and the slow-trip threshold: $200 \%, 175 \%, 150 \%$, or $125 \%$. A system that experiences brief, but large transient load currents should use a higher ratio, whereas a system that operates continuously at higher average load currents might benefit from a smaller ratio to ensure adequate protection. The ratio
is set by writing to the ifast2slow register. The default setting on power-up is $200 \%$.
2) Determine the slow-trip threshold $\mathrm{V}_{\mathrm{TH}, \mathrm{ST}}$ based on the anticipated maximum continuous load current during normal operation, and the value of the current-sense resistor. The slow-trip threshold should include some margin (possibly 20\%) above the maximum load current to prevent spurious circuit-breaker shutdown and to accommodate passive component tolerances:

$$
V_{T H, S T}=\text { RSENSE } \times \text { ILOAD,MAX } \times 120 \%
$$

3) Calculate the necessary fast-trip threshold $V_{T H, F T}$ based on the ratio set in step 1:

$$
\text { VTH,FT }=\text { VTH,ST } \times \text { (ifast2slow ratio) }
$$

4) Select one of the four maximum current-sense ranges: $25 \mathrm{mV}, 50 \mathrm{mV}$, or 100 mV . The current-sense range is initially set upon power-up by the state of the associated IRNG_ input, but can be altered at any time by writing to the status2 register. For maximum accuracy and best measurement resolution, select the lowest current-sense range that is larger than the VTH,FT value calculated in Step 3.
5) Program the fast-trip and slow-trip thresholds by writing an 8-bit value to the dac_chx register. This 8-bit value is determined from the desired $V_{T H, S T}$ value that was calculated in Step 2, the threshold ratio from Step 1, and the current-sense range from Step 4:

DAC $=V_{T H, S T} \times 255 \times($ ifast2slow ratio) $/$
(IRNG_ current-sense range)

## OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers

The MAX5970 provides a great deal of system flexibility because the current-sense range, DAC setting, and threshold ratio can be changed on the fly for systems that must protect a wide range of interchangeable load devices, or for systems that control the allocation of power to smart loads. Table 6 shows the specified
ranges for the fast-trip and slow-trip thresholds for all combinations of current-sense range and threshold ratio.
When an overcurrent event causes the MAX5970 to shut down a channel, a corresponding open-drain FAULT_ output alerts the system. Figure 2 shows the operation and fault-management flowchart for one channel of the MAX5970.

Table 6. Specified Current-Sense and Circuit-Breaker Threshold Ranges

| IRNG_ INPUT | FAST-TRIP DAC OUTPUT RANGE (mV) | GAIN (2-BIT) (VFAST/VSLOW) ifast2slow (DEFAULT = 11) | SLOW-TRIP THRESHOLD RANGE (mV) |
| :---: | :---: | :---: | :---: |
| Low | 10 to 25 | 00 (125\%) | 8.00 to 20.00 |
|  |  | 01 (150\%) | 6.67 to 16.67 |
|  |  | 10 (175\%) | 5.71 to 14.29 |
|  |  | 11 (200\%) | 5.00 to 12.50 |
| High | 20 to 50 | 00 (125\%) | 16.00 to 40.00 |
|  |  | 01 (150\%) | 13.33 to 33.33 |
|  |  | 10 (175\%) | 11.48 to 28.57 |
|  |  | 11 (200\%) | 10.00 to 25.00 |
| Unconnected | 40 to 100 | 00 (125\%) | 32.00 to 80.00 |
|  |  | 01 (150\%) | 26.67 to 66.67 |
|  |  | 10 (175\%) | 22.86 to 57.14 |
|  |  | 11 (200\%) | 20.00 to 50.00 |

Table 7a. IRNG Inputs Status Register Format

| Description: <br> Register Title: <br> Register Address: |  | Fast-trip threshold maximum range setting bits, from IRNG_ three-state inputs Status 2 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
|  |  | $0 \times 33$ |  |  |  |  |  |  |
|  |  |  |  | R/W | R/W | R/W | R/W | RESET VALUE |
| - | - | - | - | $\begin{aligned} & \text { CH1_ } \\ & \text { IRNG1 } \end{aligned}$ | $\begin{aligned} & \mathrm{CH} 1_{-} \\ & \text {IRNGO } \end{aligned}$ | CHO IRNG1 | $\begin{aligned} & \text { CHO_ } \\ & \text { IRNGO } \end{aligned}$ | - |
| bit 7 bit 6 |  | bit 5 bit 4 |  | bit 3 | bit 2 | bit 1 | bit 0 |  |

Table 7b. Setting Current-Sense Range

| IRNG_ PIN STATE | Chx_IRNG1 | Chx_IRNGO | MAXIMUM CURRENT-SENSE <br> SIGNAL (mV) |
| :---: | :---: | :---: | :---: |
| Low | 1 | 0 | 25 |
| High | 0 | 1 | 50 |
| Open | 0 | 0 | 100 |

## OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers



Figure 2. Operation and Fault-Management Flowchart for One Channel

# OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers 

Table 8. dac_chx Register Format

| Description: Register Title |  | Fast-comparator threshold DAC setting |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | dac_ch0 dac_ch1 |  |  |  |  |  |  |
| Register Addresses: |  | 0x2E 0x |  | 0x2F |  |  |  |  |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | RESET VALUE |
| DAC[7] | DAC[6] | DAC[5] | DAC[4] | DAC[3] | DAC[2] | DAC[1] | DAC[0] | 0xBF |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

## Digital Current Monitoring

The two current-sense signals are sampled by the internal 10-bit 10ksps ADC, and the most recent results are stored in registers for retrieval through the $\mathrm{I}^{2} \mathrm{C}$ interface. The current conversion values are 10 bits wide, with the eight high-order bits written to one 8-bit register and the
two low-order bits written to the next higher 8-bit register address (Tables 9 and 10). This allows use of just the high-order byte in applications where 10-bit precision is not required. This split 8-bit/2-bit storage scheme is used throughout the MAX5970 for all 10-bit ADC conversion results and 10-bit digital comparator thresholds.

Table 9. ADC Current Conversion Results Register Format (High-Order Bits)

| Description: <br> Register Title: <br> Register Addresses: |  | ```Most recent current conversion result, high-order bits [9:2] adc_ch0_cs_msb adc_ch1_cs_msb 0x00 0x04``` |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R | R | R | R | R | R | R | R | RESET VALUE |
| inew_9 | inew_8 | inew_7 | inew_6 | inew_5 | inew_4 | inew_3 | inew_2 | 0x00 |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

## Table 10. ADC Current Conversion Results Register Format (Low-Order Bits)

| Description: <br> Register Title: <br> Register Addresses: |  | Most recent current conversion result, low-order bits [0:1] |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | adc_ch0_cs_lsb adc_ch1_cs_Isb |  |  |  |  |  |  |
|  |  | Register Addresses: 0×01 0x05 |  |  |  |  |  |  |
| R | R | R | R | R | R | R | R | RESET <br> VALUE |
|  |  |  |  |  |  | inew_1 | inew_0 | 0x00 |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

## OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers

Once the PG_ output is asserted, the most recent current samples are continuously compared to the programmable overcurrent warning register values. If the measured current value exceeds the warning level, the ALERT output is asserted. The MAX5970 response to this digital comparator is not altered by the setting of the PROT input (Tables 11 and 12).

Minimum and Maximum Value
Detection for Current Measurement Values
All current measurement values from the ADC are continuously compared with the contents of minimum-
and maximum-value registers, and if the most recent measurement exceeds the stored maximum or is less than the stored minimum, the corresponding register is updated with the new value. These peak detection registers are read accessible through the I2C interface (Tables 13-16). The minimum-value registers are reset to $0 x 3 F F$, and the maximum-value registers are reset to $0 x 000$. These reset values are loaded upon startup of a channel or at any time as commanded by register peak_log_rst (Table 36).

Table 11. Overcurrent Warning Threshold Register Format (High-Order Bits)

| Description: <br> Register Title: <br> Register Addresses: |  | Overcurrent warning threshold high-order bits [9:2] |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | oi_ch0_msb oi_ch1_msb |  |  |  |  |  |  |
|  |  | 0x22 | $0 \times 2$ |  |  |  |  |  |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | RESET <br> VALUE |
| oi_9 | oi_8 | oi_7 | oi_6 | oi_5 | oi_4 | oi_3 | oi_2 | 0xFF |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

Table 12. Overcurrent Warning Threshold Register Format (Low-Order Bits)

| Description: |  | Overcurrent warning threshold low-order bits [1:0] |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Register Title: |  | oi_ch0_ Isb oi |  | oi_ch1_Isb |  |  |  |  |
| Register Addresses: |  | $0 \times 23$ 0 |  | 0x2D |  | R/W | R/W |  |
| R | R | R | R | R | R |  |  | RESET VALUE |
|  |  |  |  |  |  | oi_1 | oi_0 | $0 \times 03$ |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

Table 13. ADC Minimum Current Conversion Register Format (High-Order Bits)

| Description: <br> Register Title: <br> Register Addresses: |  | Minimum current conversion result high-order bits [9:2] min_ch0_cs_msb min_ch1_cs_msb$0 \times 08 \quad 0 \times 10$ |  |  |  |  |  | RESET <br> VALUE 0xFF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R | R | R | R | R | R | R | R |  |
| imin_9 | imin_8 | imin_7 | imin_6 | imin_5 | imin_4 | imin_3 | imin_2 |  |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

# OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers 

Table 14. ADC Minimum Current Conversion Register Format (Low-Order Bits)

| Description: <br> Register Title: <br> Register Addresses: |  | Minimum current conversion result low-order bits [1:0] min_ch0_cs_Isb min_ch1_cs_Isb $0 \times 090 \times 11$ |  |  |  |  |  | RESET <br> VALUE $0 \times 03$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R | R | R | R | R | R | R | R |  |
|  |  |  |  |  |  | imin_1 | imin_0 |  |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

Table 15. ADC Maximum Current Conversion Register Format (High-Order Bits)

| Description: <br> Register Title: <br> Register Addresses: |  | Maximum current conversion result high-order bits [9:2] max_ch0_cs_msb max_ch1_cs_msb $0 \times 0 \mathrm{~A} \quad 0 \times 12$ |  |  |  |  |  | RESET <br> VALUE <br> $0 \times 00$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R | R | R | R | R | R | R | R |  |
| imax_9 | imax_8 | imax_7 | imax_6 | imax_5 | imax_4 | imax_3 | imax_2 |  |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

Table 16. ADC Maximum Current Conversion Register Format (Low-Order Bits)

| Description: <br> Register Title: <br> Register Addresses: |  | Maximum current conversion result low-order bits [1:0] |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | max_ch0_cs_ Isb max_ch1_cs_ Isb |  |  |  |  |  |  |
|  |  | 0×0B |  | $0 \times 13$ |  |  |  |  |
| R | R | R | R | R | R | R | R | RESET VALUE |
|  |  |  |  |  |  | imax_1 | imax_0 | $0 \times 00$ |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

## OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers

## Digital Voltage Monitoring and Power-Good Outputs

The voltage at the load (MON_ inputs) is sampled by the internal ADC. The MON_ full-scale voltage for each
channel can be set to $16 \mathrm{~V}, 8 \mathrm{~V}, 4 \mathrm{~V}$, or 2 V by writing to register mon_range. The default range is 16 V (Tables 17 and 18).

Table 17. ADC Voltage Monitor Settings Register Format


## Table 18. ADC Full-Scale Voltage Setting

| MONx_rng1 | MONx_rng0 | ADC FULL-SCALE VOLTAGE (V) |
| :---: | :---: | :---: |
| 0 | 0 | 16 |
| 0 | 1 | 8 |
| 1 | 0 | 4 |
| 1 | 1 | 2 |

The most recent voltage conversion results can be read from the adc_chx_mon_msb and adc_chx_mon_Isb registers (see Tables 19 and 20).

Table 19. ADC Voltage Conversion Result Register Format (High-Order Bits)

| Description: <br> Register Title: <br> Register Addresses: |  | ```Most recent voltage conversion result, high-order bits [9:2] adc_ch0_mon_msb adc_ch1_mon_msb 0x02 0x06``` |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R | R | R | R | R | R | R | R | RESET <br> VALUE |
| vnew_9 | vnew_8 | vnew_7 | vnew_6 | vnew_5 | vnew_4 | vnew_3 | vnew_2 | 0x00 |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

## Table 20. ADC Voltage Conversion Result Register Format (Low-Order Bits)

| Description: <br> Register Title: <br> Register Addresses: |  | Most recent voltage conversion result, low-order bits [1:0] |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | adc_ch0_mon_Isb |  | adc_ch1_mon_lsb |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| R | R | R | R | R | R | R | R | RESET <br> VALUE |
|  |  |  |  |  |  | vnew_1 | vnew_0 | 0x00 |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

AVAXIVI

## OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers

Digital Undervoltage and Overvoltage Detection Thresholds
The most recent voltage values are continuously compared to four programmable limits, comprising two
undervoltage (UV) levels (see Tables 21-24) and two overvoltage (OV) levels (see Tables 25-28).

Table 21. Undervoltage Warning Threshold Register Format (High-Order Bits)

| Description: <br> Register Title: <br> Register Addresses: |  | Undervoltage warning threshold high-order bits [9:2] uv1th_ch0_msb uv1th_ch1_msb 0xA1 0x1E |  |  |  |  |  | RESET VALUE $0 \times 00$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |  |
| uv1_9 | uv1_8 | uv1_7 | uv1_6 | uv1_5 | uv1_4 | uv1_3 | uv1_2 |  |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

Table 22. Undervoltage Warning Threshold Register Format (Low-Order Bits)

| Description |  | Undervoltage warning threshold low-order bits [1:0] |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Register Titles: |  | uv1th_ch0_lsb uv |  | uv1th_ch1_Isb |  |  |  |  |
| Register Addresses: |  | $0 \times 1 \mathrm{~B}$ |  | 0x1F |  | R/W | R/W |  |
| R | R | R | R | R | R |  |  | RESET VALUE |
|  |  |  |  |  |  | uv1_1 | uv1_0 | 0x00 |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

Table 23. Undervoltage Critical Threshold Register Format (High-Order Bits)

| Description: <br> Register Title: <br> Register Addresses: |  | Undervoltage critical threshold high-order bits [9:2] |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { uv2th_ch0_msb } \\ & 0 \times 1 \mathrm{C} \end{aligned}$ | uv2th_ch1_msb |  |  |  |  |  |
|  |  | $0 \times 2$ |  |  |  |  |  |
| R/W | R/W |  | R/W | R/W | R/W | R/W | R/W | R/W | RESET <br> VALUE |
| uv2_9 | uv2_8 | uv2_7 | uv2_6 | uv2_5 | uv2_4 | uv2_3 | uv2_2 | 0x00 |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

Table 24. Undervoltage Critical Threshold Register Format (Low-Order Bits)

| Description: <br> Register Title: |  | Undervoltage critical threshold low-order bits [1:0] |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | uv2th_ch0_Isb un |  | uv2th_ch1_Isb |  |  |  |  |
| Register Addresses: |  | 0x1D 0 |  | $0 \times 27$ |  |  |  |  |
| R | R | R | R | R | R | R/W | R/W | RESET VALUE |
|  |  |  |  |  |  | uv2_1 | uv2_0 | 0x00 |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

## OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers

## Table 25. Overvoltage Warning Threshold Register Format (High-Order Bits)

| Description: <br> Register Title: <br> Register Addresses: |  | Overvoltage warning threshold high-order bits [9:2] ov1thr_ch0_msb ov1thr_ch1_msb $0 \times 1 \mathrm{E} \quad 0 \times 28$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | RESET VALUE |
| ov1_9 | ov1_8 | ov1_7 | ov1_6 | ov1_5 | ov1_4 | ov1_3 | ov1_2 | 0xFF |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

Table 26. Overvoltage Warning Threshold Register Format (Low-Order Bits)

| Description: <br> Register Title: <br> Register Addresses: |  | Overvoltage warning threshold low-order bits [1:0]  <br> ov1thr_ch0_Isb ov1thr_ch1_Isb <br> 0x1F $0 \times 29$ |  |  |  | R/W | R/W | RESET <br> VALUE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R | R | R | R | R | R |  |  |  |
|  |  |  |  |  |  | ov1_1 | ov1_0 | 0x03 |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

Table 27. Overvoltage Critical Threshold Register Format (High-Order Bits)

| Description: <br> Register Title: <br> Register Addresses: |  | Overvoltage critical threshold high-order bits [9:2] |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { ov2thr_ch0_msb } \\ & \text { 0x20 } \end{aligned}$ | ov2thr_ch1_msb |  |  |  |  |  |
|  |  | $0 \times 2$ |  |  |  |  |  |
| R/W | R/W |  | R/W | R/W | R/W | R/W | R/W | R/W | RESET <br> VALUE |
| ov2_9 | ov2_8 | ov2_7 | ov2_6 | ov2_5 | ov2_4 | ov2_3 | ov2_2 | 0xFF |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

Table 28. Overvoltage Critical Threshold Register Format (Low-Order Bits)


## OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers

If $P G_{-}$is asserted and the voltage is outside the warning limits, the ALERT output is asserted low. Depending on the status of the prot[] bits in register status1[7:6], the MAX5970 can also deassert the PG_ output or turn off the external MOSFET when the voltage is outside the critical limits (see Figure 3). Table 29 shows the behavior for the three possible states of the PROT input. Note that the PROT input does not affect the MAX5970 response to the UV or OV warning digital comparators; it only determines
the system response to the critical digital comparators (see Tables 4a, 4b, and 29).
In a typical application, the UV1 and OV1 thresholds would be set closer to the nominal output voltage, and the UV2 and OV2 thresholds would be set further from nominal. This provides a progressive response to a voltage excursion. However, the thresholds can be configured in any arrangement or combination as desired to suit a given application.

Table 29. PROT Input and prot[] Bits

| PROT INPUT <br> STATE | prot[1] | prot[0] | UV/OV WARNING <br> ACTION | UV/OV CRITICAL ACTION |
| :---: | :---: | :---: | :---: | :--- |
| Low | 0 | 0 | Assert $\overline{\text { ALERT }}$ | Assert $\overline{\text { ALERT, clear PG_, shutdown channel(s) }}$ |
| High | 0 | 1 | Assert $\overline{\text { ALERT }}$ | Assert $\overline{\text { ALERT }, \text { clear PG_ }}$ |
| Unconnected | 1 | 0 | Assert $\overline{\text { ALERT }}$ | Assert $\overline{\text { ALERT }}$ |

( UMON

Figure 3. Graphical Representation of Typical UV and OV Thresholds Configuration

## OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers

## Power-Good Detection and PG_ Outputs

 The PG_ output for a given channel is asserted when the voltage at MON_ is between the undervoltage and overvoltage critical limits. The status of the power-good signals is maintained in register status3[3:0]. A value of1 in any of the pg[] bits indicates a power-good condition, regardless of the POL setting, which only affects the PG_ output polarity. The open-drain PG_ output can be configured for active-high or active-low status indication by the state of the POL input (see Table 30).

Table 30. status3 Register Format

| Description <br> Register <br> Register |  | Power-good status register; LATCH, POL, ALERT and Power Good bits status3 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R | R | R | R/W | R | R | R | R | RESET <br> VALUE |
| - | RETRY | POL | ALERT |  |  | pg[1] | pg[0] | 0x00 |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

The POL input sets the value of status3[5], which is a read-only bit; the state of the POL input can be changed at any time during operation and the polarity of the PG_ outputs changes accordingly.

The assertion of the PG_ output is delayed by a userselectable time delay of $50 \mathrm{~ms}, 100 \mathrm{~ms}, 200 \mathrm{~ms}$, or 400 ms (see Tables 31a and 31b).

Table 31a. Power-Good Assertion Delay-Time Register Format

| Description: <br> Register Title: <br> Register Address: |  | Power-good assertion delay-time register pgdly$0 \times 38$ |  |  | R/W | R/W | R/W | RESET <br> VALUE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R | R | R | R | R/W |  |  |  |  |
| - | - | - | - | pgdly1 <br> (CH1) | $\begin{aligned} & \text { pgdly0 } \\ & (\mathrm{CH} 1) \end{aligned}$ | $\begin{aligned} & \text { pgdly1 } \\ & \text { (CHO) } \end{aligned}$ | $\begin{aligned} & \text { pgdly0 } \\ & \text { (CHO) } \end{aligned}$ | 0x00 |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

Table 31b. Power-Good Assertion Delay

| pgdly1 (CH_) | pgdly0 (CH_) | PG_ASSERTION DELAY (ms) |
| :---: | :---: | :---: |
| 0 | 0 | 50 |
| 0 | 1 | 100 |
| 1 | 0 | 200 |
| 1 | 1 | 400 |

## OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers

## Minimum and Maximum Value Detection for Voltage Measurement Values

 All voltage measurement values are compared with the contents of minimum- and maximum-value registers, and if the most recent measurement exceeds the stored maximum or is less than the stored minimum, the corresponding register is updated with the new value. Thesepeak detection registers are read accessible through the ${ }^{2}$ 2C interface (see Tables 32-35). The minimum-value registers are reset to $0 \times 3 F F$, and the maximum-value registers are reset to $0 \times 000$. These reset values are loaded upon startup of a channel or at any time as commanded by register peak_log_rst (see Table 36).

Table 32. ADC Minimum Voltage Conversion Register Format (High-Order Bits)

| Description: <br> Register Title: <br> Register Addresses: |  | Minimum voltage conversion result, high-order bits [9:2] |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min_ch0_mon_msb min_ch1_mon_msb |  |  |  |  |  |  |
|  |  | 0x0C |  |  |  |  |  |  |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | RESET VALUE |
| vmin_9 | vmin_8 | vmin_7 | vmin_6 | vmin_5 | vmin_4 | vmin_3 | vmin_2 | 0xFF |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

Table 33. ADC Minimum Voltage Conversion Register Format (Low-Order Bits)

| Description: <br> Register Title: <br> Register Addresses: |  | Minimum voltage conversion result, low-order bits [1:0] |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | min_ch0_mon_lsb min_ch1_mon_lsb |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | RESET <br> VALUE |
|  |  |  |  |  |  | vmin_1 | vmin_0 | 0x03 |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

Table 34. ADC Maximum Voltage Conversion Register Format (High-Order Bits)

| Description: <br> Register Title: <br> Register Addresses: |  | Maximum voltage conversion result, high-order bits [9:2] |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | max_ch0_mon_msb max_ch1_mon_msb |  |  |  |  |  |  |
|  |  | 0x0E |  |  |  |  |  |  |
| R | R | R | R | R | R | R/W | R/W | RESET <br> VALUE |
| vmax_9 | vmax_8 | vmax_7 | vmax_6 | vmax_5 | vmax_4 | vmax_3 | vmax_2 | 0x00 |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

## OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers

Table 35. ADC Maximum Voltage Conversion Register Format (Low-Order Bits)

| Description: <br> Register Title: <br> Register Addresses: |  | Maximum voltage conversion result, low-order bits [1:0] |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | max_ch0_mon_lsb |  | max_ch1_mon_lsb |  |  |  |  |
|  |  | 0xOF |  | 0x13 |  |  |  |  |
| R | R | R | R | R | R | R/W | R/W | RESET <br> VALUE |
|  |  |  |  |  |  | vmax_1 | vmax_0 | 0x00 |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

## Using the Voltage and Current Peak-Detection Registers

The voltage and current minimum- and maximum-value records in register locations 0x08 through 0x17 can be reset by writing a 1 to the appropriate location in register peak_log_rst (see Table 36). The minimum-value registers are reset to 0x3FF, and the maximum-value registers are reset to $0 \times 00$.
As long as a bit in peak_log_rst is 1, the corresponding peak-detection registers are disabled and are cleared to their power-up reset values. The voltage and current
minimum- and maximum-detection register contents for each signal can be held by setting bits in register peak_log_hold (see Table 37). Writing a 1 to a location in peak_log_hold locks the register contents for the corresponding signal and stops the min/max detection and logging; writing a 0 enables the detection and logging. Note that the peak-detection registers cannot be cleared while they are held by register peak_log_hold.
The combination of these two control registers allows the user to monitor voltage and current peak-to-peak values during a particular time period.

Table 36. Peak-Detection Reset-Control Register Format

| Description: <br> Register Title: <br> Register Address: |  | Reset control bits for peak-detection registers peak_log_rst 0x41 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R | R | R | R | R/W | R/W | R/W | R/W | RESET <br> VALUE |
| - | - | - | - | Ch1_v_rst | Ch1_i_rst | Ch0_v_rst | Ch0_i_rst | 0x00 |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

Table 37. Peak-Detection Hold-Control Register Format

| Description: <br> Register Title: <br> Register Address: |  | Hold control bits for peak-detection registers; per signal peak_log_hold 0x42 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R | R | R | R | R/W | R/W | R/W | R/W | RESET VALUE |
| - | - | - | - | Ch1_v_hld | Ch1_i_hld | ChO_v_hld | Ch0_i_hld | $0 \times 00$ |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

## OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers

Deglitching of Digital Comparators
The five digital comparators per hot-swap channel (undervoltage/overvoltage warning and critical, overcurrent warning) all have a user-selectable deglitching feature that requires two consecutive positive compares before the MAX5970 takes action as determined by the particular compare and the setting of the PROT input.

The deglitching function is enabled or disabled per comparator by registers dgl_i, dgl_uv, and dgl_ov (Tables 38,39 , and 40 ). Writing a 1 to the appropriate bit location in these registers enables the deglitch function for the corresponding digital comparator.

Table 38. OI Warning Comparators Deglitch Enable Register Format

| Description: <br> Register Title |  | Deglitch enable register for overcurrent warning digital comparators |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | dgl_i |  |  |  |  |  |  |
| Register Address: |  | 0x3C |  |  |  |  |  |  |
| R | R | R | R | R | R | R/W | R/W | RESET VALUE |
|  |  |  |  | - | - | Ch1_dgl_i | Ch0_dgl_i | 0x00 |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

Table 39. UV Warning and Critical Comparators Deglitch Enable Register Format

| Descript <br> Register <br> Register |  | Deglitch enable register for undervoltage warning and critical digital comparators dgl_uv$0 \times 3 D$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R | R | R | R | R/W | R/W | R/W | R/W | RESET value |
| - | - | - | - | $\begin{gathered} \text { Ch1_dgl_ } \\ \text { uv2 } \end{gathered}$ | $\begin{gathered} \text { Ch1_dgl_ } \\ \text { uv1 } \end{gathered}$ | ChO_dgl_ uv2 | ChO_dgl_ uv1 | 0x00 |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

Table 40. OV Warning and Critical Comparators Deglitch Enable Register Format

|  |  | Deglitch enable register for overvoltage warning and critical digital comparators dgl_ov $0 \times 3 E$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R | R | R | R | R/W | R/W | R/W | R/W | RESET VALUE |
| - | - | - | - | $\begin{gathered} \text { Ch1_dgI_ } \\ \text { ov2 } \end{gathered}$ | $\begin{gathered} \text { Ch1_dgl_ } \\ \text { ov1 } \end{gathered}$ | $\begin{gathered} \text { ChO_dgI_ } \\ \text { ov2 } \end{gathered}$ | $\begin{gathered} \text { Cho_dgl_ } \\ \text { ov1 } \end{gathered}$ | 0x00 |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

# OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers 

Circular Buffer

The MAX5970 features four 10-bit "circular buffers" (in volatile memory) that contain a history of the 50 mostrecent voltage and current digital conversion results for each hot-swap channel. These circular buffers can be read back through the $1^{2} \mathrm{C}$ interface. The recording of new data to the buffer for a given signal is stopped under any of the following conditions:

- The corresponding channel is shut down because of a fault condition.

Table 41. Circular Buffer Read Addresses

- Clearing appropriate bits in register cbuf_chx_store.
- A read of the circular buffer base address is performed through the $\mathrm{I}^{2} \mathrm{C}$ interface.
- The corresponding channel is turned off by a combination of the Chx_EN1, Chx_EN2, or ON_ signals.
The buffers allow the user to recall the voltage and current waveforms for analysis and troubleshooting. The buffer contents are accessed through the I2C interface at four fixed addresses in the MAX5970 register address space (see Table 41).

| ADDRESS | NAME | DESCRIPTION |
| :---: | :---: | :--- |
| $0 \times 46$ | cbuf_ba_ch0_v | Base address for channel 0 voltage buffer block read |
| $0 \times 47$ | cbuf_ba_ch0_i | Base address for channel 0 current buffer block read |
| $0 \times 48$ | cbuf_ba_ch1_v | Base address for channel 1 voltage buffer block read |
| $0 \times 49$ | cbuf_ba_ch_i | Base address for channel 1 current buffer block read |

Each of the four buffers can also be stopped under user control by register cbuf_chx_store (see Table 42).

## Table 42. Circular Buffer Control Register Format

| Description: <br> Register Title: <br> Register Address: |  | Circular buffer run-stop control register (per-buffer control: 1 = run, $0=$ stop) cbuf_chx_store$0 \times 19$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R | R | R | R | R/W | R/W | R/W | R/W | RESET <br> VALUE |
| - | - | - | - | Ch1_i_run | Ch1_v_run | Cho_i_run | Cho_v_run | OxOF |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

The contents of a buffer can be retrieved as a block read of either fifty 10-bit values (spanning 2 bytes each) or of
fifty high-order bytes, depending on the per-signal bit settings of register cbufrd_hibyonly (see Table 43).

## Table 43. Circular Buffer Resolution Register Format

|  |  | Circular buffer read-out resolution: high-order byte only, or 8-2 split 10-bit data (per-buffer control: 1 = high-order byte output, $0=$ full-resolution 10-bit output) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Register Title: <br> Register Address: |  | cbufrd_hibyonly |  |  |  |  |  |  |
|  |  | 0x3F |  |  |  |  |  |  |
| R | R | R | R | R/W | R/W | R/W | R/W | RESET <br> VALUE |
| - | - | - | - | Ch1_i_res | Ch1_v_res | Cho_i_res | ChO_v_res | 0xOF |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

# OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers 

If the circular buffer contents are retrieved as 10-bit data, the first byte read out is the high-order 8 bits of the 10-bit sample, and the second byte read out contains the two least-significant bits (LSBs) of the sample. This is repeated for each of the 50 samples in the buffer. Thus, 2 bytes must be read for each 10-bit sample retrieved. Conversely, if the buffer contents are retrieved as 8 -bit data, then each byte read out contains the 8 MSB of each successive sample. It is important to remember
that in 10-bit mode, 100 bytes must be read to extract the entire buffer contents, but in 8 -bit mode, only 50 bytes must be read.
The circular buffer system has a user-programmable stop delay that specifies a certain number of sample cycles to continue recording to the buffer after a shutdown occurs. This delay value is stored in register cbuf_dly_stop[5:0] (see Table 44).

## Table 44. Circular Buffer Stop-Delay Register Format



The default (reset) value of the buffer stop-delay is 25 samples, which means that an equal number of samples are stored in the buffer preceding and following the moment of the shutdown event. The buffer stop delay is analogous to an oscilloscope trigger delay, because it allows the MAX5970 to record what happened both immediately before and after a shutdown. In other words, when the contents of a circular buffer are read out of the MAX5970, the shutdown event, by default, is located in the middle of the recorded data. The balance of data before and after an event can be altered by writing a different value (between 0 and 50) to the buffer stop-delay register.

## Autoretry or Latched-Off Fault Management

 In the event of an overcurrent, undervoltage, or overvoltage condition that results in the shutdown of one or both channels, the MAX5970 device can be configured to either latch off or automatically restart the affected channel. The MAX5970 stays off if the RETRY input is set low(latched-off), and automatically retries if the RETRY input is high. The RETRY input is read once during initialization and sets the value of status3[6] register (see Table 30).
The autoretry feature has a fixed 200ms timeout delay between fault shutdown and the autorestart attempt. Be aware that if the MAX5970 is configured for autoretry operation, the startup event occurs every 200 ms if a short circuit occurs. A short circuit during startup causes the output current to increase rapidly as the MOSFET is enhanced, until the slow-trip threshold is reached and the gate is pulled low again. Be sure to evaluate MOSFET junction temperature rise for this repeatedstress condition if autoretry is used.
To restart a channel that has been shutdown in latchedoff operation (RETRY low), the user must either cycle power to the IN pin, or toggle one or more of the ON_ pin, Chx_EN1 bit, or the Chx_EN2 bit for the affected channel.

# OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers 

## Force-On Function

When the force-on bit for a channel is set to 1 in register foset[1:0] (see Table 45), the channel is enabled regardless of the ON_ voltage or the Chx_EN1 and Chx_EN2 bits in register chxen. In forced-on operation, all functions operate normally with the notable exception that the channel does not shut down due to any fault conditions that may arise.

There is a Force-On Key register fokey that must be set to 0xA5 in order for the Force-On function to become active (see Table 46). If this register contains any value other than 0xA5, writing 1 to the Force-On bits in register foset has no effect. This provides protection against accidental force-on operation that might otherwise be caused by an erroneous $\mathrm{I}^{2} \mathrm{C}$ write.

## Table 45. Force-On Control Register Format

| Description: <br> Register Title: <br> Register Address: <br> R |  | Force-on control register foset$0 \times 3 \mathrm{~A}$ |  |  |  |  |  | RESET <br> VALUE $0 \times 00$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | R | R | R | $R$ | R | R/W | R/W |  |
| 0 | 0 | 0 | 0 | 0 | 0 | Ch1_fo | Ch_fo |  |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

## Table 46. Force-On Key Register Format

| Description: <br> Register Title: <br> Register Address: |  | Force-on key register (must contain 0xA5 to unlock force-on feature) fokey |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 0x39 |  |  |  |  |  |  |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | RESET VALUE |
| fokey[7] | fokey[6] | fokey[5] | fokey[4] | fokey[3] | fokey[2] | fokey[1] | fokey[0] | $0 \times 00$ |
| bit 7 bit 6 |  | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

## Fault Logging and Indications

The MAX5970 provides detailed information about any fault conditions that have occurred. Independent $\overline{\text { FAULT_ }}$ outputs specifically indicate circuit-breaker shutdown events, while an ALERT output is asserted whenever a problem has occurred that requires attention or interaction.

Fault Dependency
If a fault event occurs (digital UV warning/critical, digital OV warning/critical, or digital overcurrent warning), the fault is logged by setting a corresponding bit in registers fault1 or fault2 (see Tables 47, 48, and 49).

## Table 47. Undervoltage Status Register Format

| , |  | Undervoltage digital-compare status register (warning [1:0] and critical [5:4] undervoltage event detection status) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Register |  | fault0 |  |  |  |  |  |  |
| Register |  | $0 \times 35$ |  |  |  |  |  |  |
| R | R | R/C | R/C | R | R | R/C | R/C | RESET <br> VALUE |
| - | - | ch1_uv2 | Ch0_uv2 | - | - | Ch1_uv1 | Ch0_uv1 | 0x00 |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

## OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers

Table 48. Overvoltage Status Register Format

| Descripti |  | Overvoltage digital-compare status register (warning [1:0] and critical [5:4] overvoltage event detection status) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Register |  | fault1 |  |  |  |  |  |  |
| Register |  | $0 \times 36$ |  |  |  |  |  |  |
| R | R | R/C | R/C | R | R | R/C | R/C | RESET <br> VALUE |
| - | - | Ch1_ov2 | Ch0_ov2 | - | - | Ch1_ov1 | Ch0_ov1 | 0×00 |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

Table 49. Overcurrent Warning Status Register Format

| Description: <br> Register Title: <br> Register Address: |  | Overcurrent digital-compare status register (overcurrent warning event detection status) fault2$0 \times 37$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |
| R | R | R | R | R | R | R/C | R/C | RESET <br> VALUE |
|  |  |  | bit 4 | bit 3 | bit 2 | Ch1_oi | Ch0_oi | 0x00 |
| bit 7 bit 6 |  | bit 5 |  |  |  | bit 1 | bit 0 |  |

Likewise, circuit-breaker shutdown events are logged in
register status0[7:0] (see Table 50).
Table 50. Circuit-Breaker Event Logging Register Format

|  |  | Circuit-brea status0 $0 \times 31$ | slow- and |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R | R | R | R | R | R | R | R | RESET <br> VALUE |
| - | - | IFAULTS1 | IFAULTS0 | - | - | IFAULTF1 | IFAULTFO | - |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

# OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers 

IFAULTSx indicates the overcurrent status from slow comparator. IFAULTFx indicates overcurrent status from fast comparator. The status of $\overline{F A U L T}$ _ reflects the NOR operation of IFAULTSx and IFAULTFx.
These fault register bits latch upon fault condition and are reset by restarting the affected channel as described in the Autoretry or Latched-Off Fault Management section.
$\overline{\text { FAULT_ Outputs }}$
When an overcurrent event (fast-trip or slow-trip) causes the MAX5970 to shut down the affected channel(s), a corresponding open-drain $\overline{\mathrm{FAULT}}$ - output is asserted low. Note that the $\overline{F A U L T} T_{-}$outputs are not asserted for shutdowns caused by critical undervoltage or overvoltage.
The $\overline{\text { FAULT_ output is cleared when the channel is dis- }}$ abled by pulling ON_ low or by clearing the bits in the chxen register.

## $\overline{\text { ALERT Output }}$

$\overline{\text { ALERT }}$ is an open-drain output that is asserted low any time that a fault or other condition requiring attention has occurred. The state of the $\overline{\text { ALERT }}$ output is also indicated by status3[4].
$\overline{\text { ALERT }}$ is the NOR of registers $0 \times 31,0 \times 35,0 \times 36$ and $0 \times 37$, so when the ALERT output goes low, the system microcontroller should query these registers through the ${ }^{2}{ }^{2} \mathrm{C}$ interface to determine the cause of the $\overline{\text { ALERT }}$ assertion.

LED Set Registers The MAX5970 has four open-drain LED drivers/userprogrammable GPIOs. When programmed as LED drivers, each driver can sink up to 25 mA of current. Table 51 shows the register that enables the drivers as either LED drivers or GPIOs.
When any of the LED_Set bit in the register is set to 1 , the corresponding open-drain LED driver is turned OFF. The LED_Flash bits enable each corresponding LED driver to flash on and off at 1 Hz frequency regardless of the condition of the corresponding LED_Set bit.
Bits 7-4 in Table 52 show how to set the LED drivers to be either in phase or out of phase with the internal 1 Hz clock. Bits $3-0$ show how to enable the $4 \mu \mathrm{~A}$ pullup current to disable a corresponding LED driver.

Table 51. LED_Flash/GPIO Enable Register

| Description: <br> Register Title: <br> Register Address: |  | LED_Flash/GPIO Enable register LED_flash$0 \times 43$ |  |  |  |  |  | RESET <br> VALUE <br> 0x0F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
| R/W | R/W |  |  |  | R/W | R/W | R/W |  | R/W | R/W | R/W |
| LED4 Flash | LED3 Flash |  |  |  | LED2 Flash | LED1 Flash | LED4 Set |  | LED3 Set | LED2 Set | LED1 Set |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

Table 52. LED Phase/Weak Pullup Enable Register

| Description: <br> Register Title: <br> Register Address: |  | LED Phase/Weak Pullup Enable register LED_ph_pu$0 \times 44$ |  |  |  | R/W | R/W | RESET <br> VALUE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
| R/W | R/W |  |  |  | R/W |  |  |  | R/W | R/W | R/W |
| LED4 <br> Phase | LED3 Phase |  |  |  | LED2 Phase | LED1 Phase | LED4 Weak PU | LED3 Weak PU | LED2 <br> Weak PU | LED1 <br> Weak PU | $0 \times 00$ |
| bit 7 | bit 6 | bit 5 | bit 4 | bit 3 | bit 2 | bit 1 | bit 0 |  |

## OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers

Table 53 shows LED State register. The LED State register is a read-only register. When the LEDs are disabled, the pins are configured as GPIOs. Applying an external voltage below 0.4 V sets the GPIOs low and, applying an external voltage above 1.4 V , sets the GPIOs high.

I2C Serial Interface
The MAX5970 features an ${ }^{2}$ C serial interface consisting of a serial-data line (SDA) and a serial-clock line
(SCL). SDA and SCL allow bidirectional communication between the MAX5970 and the master device at clock rates from up to 400 kHz . The I2 ${ }^{2}$ bus can have several devices (e.g., more than one MAX5970, or other ${ }^{2} \mathrm{C}$ devices in addition to the MAX5970) attached simultaneously. The AO and A1 inputs set one of nine possible I ${ }^{2} \mathrm{C}$ addresses (see Table 54).

Table 53. LED State Register


Table 54. MAX5970 Slave Address Settings

| ADDRESS INPUT <br> STATE |  |  | 2C ADDRESS BITS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A1 | A0 | ADDR 7 | ADDR 6 | ADDR 5 | ADDR 4 | ADDR 3 | ADDR 2 | ADDR 1 | ADDR 0 |
| Low | Low | 0 | 1 | 1 | 1 | 0 | 1 | 0 | R/W |
| Low | High | 0 | 1 | 1 | 1 | 0 | 0 | 1 | R/W |
| Low | Open | 0 | 1 | 1 | 1 | 0 | 0 | 0 | R/W |
| High | Low | 0 | 1 | 1 | 0 | 1 | 1 | 0 | R/W |
| High | High | 0 | 1 | 1 | 0 | 1 | 0 | 1 | R/W |
| High | Open | 0 | 1 | 1 | 0 | 1 | 0 | 0 | R/W |
| Open | Low | 0 | 1 | 1 | 0 | 0 | 1 | 0 | R/W |
| Open | High | 0 | 1 | 1 | 0 | 0 | 0 | 1 | R/W |
| Open | Open | 0 | 1 | 1 | 0 | 0 | 0 | 0 | R/W |

## OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers

The 2-wire communication is fully compatible with existing 2-wire serial interface systems; Figure 4 shows the interface timing diagram. The MAX5970 is a transmit/ receive slave-only device, relying upon a master device to generate a clock signal. The master device (typically a microcontroller) initiates data transfer on the bus and generates SCL to permit that transfer.
A master device communicates to the MAX5970 by transmitting the proper address followed by command and/or data words. Each transmit sequence is framed by a START (S) or REPEATED START (Sr) condition and a STOP (P) condition. Each word transmitted over the bus
is 8 bits long and is always followed by an acknowledge pulse.
SCL is a logic input, while SDA is a logic input/opendrain output. SCL and SDA both require external pullup resistors to generate the logic-high voltage. Use $4.7 \mathrm{k} \Omega$ for most applications.

Bit Transfer
Each clock pulse transfers one data bit. The data on SDA must remain stable while SCL is high (see Figure 5), otherwise the MAX5970 registers a START or STOP condition (see Figure 6) from the master. SDA and SCL idle high when the bus is not busy.


Figure 4. Serial-Interface Timing Details


Figure 5. Bit Transfer


Figure 6. START and STOP Conditions

## OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers

START and STOP Conditions
Both SCL and SDA idle high when the bus is not busy. A master device signals the beginning of a transmission with a START condition (see Figure 3) by transitioning SDA from high to low while SCL is high. The master

SEND BYTE FORMAT
device issues a STOP condition (see Figure 6) by transitioning SDA from low to high while SCL is high. A STOP condition frees the bus for another transmission. The bus remains active if a REPEATED START condition is generated, such as in the block read protocol (see Figure 7).

| S | ADDRESS | $\overline{\text { WR }}$ | ACK | DATA | ACK | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 BITS | 0 |  | 8 BITS |  |  |
|  | SLAVE ADDRESS- DATA BYTE-PRESETS THE <br> EQUIVALENT TO CHIP- INTERNAL ADDRESS POINTER. <br> SELECT LINE OF A  <br> 3-WIRE INTERFACE.  |  |  |  |  |  |

## RECEIVE BYTE FORMAT



WRITE WORD FORMAT

| S | ADDRESS | $\overline{W R}$ | ACK | COMMAND | ACK | DATA | ACK | DATA | ACK | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 BITS | 0 |  | 8 BITS |  | 8 BITS |  | 8 BITS |  |  |
|  | SLAVE ADDRESSEQUIVALENT TO CHIPSELECT LINE OF A 3 -WIRE INTERFACE. |  |  | COMMAND BYTE- DATA BYTE-FIRST BYTE IS THE LSB OF <br> MSB OF THE THE EEPROM ADDRESS. SECOND <br> EEPROM BYTE IS THE ACTUAL DATA. <br> REGISTER BEING  <br> WRITTEN.  |  |  |  |  |  |  |

WRITE BYTE FORMAT

| $S$ | ADDRESS | $\overline{W R}$ | ACK | COMMAND | ACK | DATA | ACK | $P$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 BITS | 0 |  | 8 BITS |  | 8 BITS |  |  |
| COMMAND BYTE- |  |  |  |  |  |  |  |  |
| DATA BYTE-DATA GOES INTO ADDRESS- |  |  |  |  |  |  |  |  |

SLAVE ADDRESS-
EQUIVALENT TO CHIP-
SELECT LINE OF A 3-WIRE INTERFACE

COMMAND BYTESELECTS REGISTER BEING WRITTEN.

DATA BYTE-DATA GOES INTO THE REGISTER SET BY THE COMMAND BYTE IF THE COMMAND IS BELOW 50h. IF THE COMMAND IS 80h, 81h, or 82h, THE DATA BYTE PRESETS THE LSB OF AN EEPROM ADDRESS.

BLOCK WRITE FORMAT

| S | ADDRESS | $\overline{W R}$ | ACK | COMMAND | ACK | $\begin{gathered} \text { BYTE } \\ \text { COUNT= } \end{gathered}$ | ACK | DATA BYTE <br> 1 | ACK | DATA BYTE | ACK | $\begin{gathered} \text { DATA BYTE } \\ \mathrm{N} \end{gathered}$ | ACK | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 7 BITS | 0 |  | 8 BITS |  | 8 BITS |  | 8 BITS |  | 8 BITS |  | 8 BITS |  |  |

EQUIVALENT TO CHIP-
SELECT LINE OF A
PREPARES DEVICE
FOR BLOCK
OPERATION.

BLOCK READ FORMAT


| $S=$ START CONDITION | SHADED $=$ SLAVE TRANSMISSION |
| :--- | :--- |
| $P=$ STOP CONDITION | $S r=$ REPEATED START CONDITION |

Figure 7. SMBUS/I²C Protocols

# OV to 16V，Dual Hot－Swap Controller with 10－Bit Current and Voltage Monitor and 4 LED Drivers 

## Early STOP Conditions

The MAX5970 recognizes a STOP condition at any point during transmission except if a STOP condition occurs in the same high pulse as a START condition．This condi－ tion is not a legal I2C format．At least one clock pulse must separate any START and STOP condition．

## REPEATED START Conditions

A REPEATED START（Sr）condition may indicate a change of data direction on the bus．Such a change occurs when a command word is required to initiate a read operation（see Figure 4）．Sr may also be used when the bus master is writing to several ${ }^{2} \mathrm{C}$ devices and does not want to relinquish control of the bus．The MAX5970 serial interface supports continuous write operations with or without an Sr condition separating them．Continuous read operations require Sr conditions because of the change in direction of data flow．

Acknowledge
The acknowledge bit（ACK）is the 9th bit attached to any 8 －bit data word．The receiving device always generates an ACK．The MAX5970 generates an ACK when receiv－ ing an address or data by pulling SDA low during the 9th clock period（see Figure 8）．When transmitting data， such as when the master device reads data back from the MAX5970，the MAX5970 waits for the master device to generate an ACK．Monitoring ACK allows for detec－ tion of unsuccessful data transfers．An unsuccessful data transfer occurs if the receiving device is busy or if a system fault has occurred．In the event of an unsuc－ cessful data transfer，the bus master should reattempt communication at a later time．The MAX5970 generates a NACK after the slave address during a software reboot or when receiving an illegal memory address．


Figure 8．Acknowledge

# OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers 

## Send Byte

The send byte protocol allows the master device to send one byte of data to the slave device (see Figure 9). The send byte presets a register pointer address for a subsequent read or write. The slave sends a NACK instead of an ACK if the master tries to send an address that is not allowed. If the master sends a STOP condition, the internal address pointer does not change. The send byte procedure follows:

1) The master sends a START condition.
2) The master sends the 7-bit slave address and a write bit (low).
3) The addressed slave asserts an ACK on SDA.
4) The master sends an 8-bit data byte.
5) The addressed slave asserts an ACK on SDA.
6) The master sends a STOP condition.

Write Byte
The write byte/word protocol allows the master device to write a single byte in the register bank or to write to a series of sequential register addresses. The write byte procedure follows:

1) The master sends a START condition.
2) The master sends the 7-bit slave address and a write bit (low).
3) The addressed slave asserts an ACK on SDA.
4) The master sends an 8-bit command code.
5) The addressed slave asserts an ACK on SDA.
6) The master sends an 8-bit data byte.
7) The addressed slave asserts an ACK on SDA.
8) The addressed slave increments its internal address pointer.
9) The master sends a STOP condition or repeats steps 6,7 , and 8.

To write a single byte to the register bank, only the 8 -bit command code and a single 8-bit data byte are sent. The data byte is written to the register bank if the command code is valid.
The slave generates a NACK at step 5 if the command code is invalid. The command code must be in the range of $0 \times 00$ to $\mathbf{0 x 4 5}$. The internal address pointer returns to 0x00 after incrementing from the highest register address.

## Receive Byte

The receive byte protocol allows the master device to read the register content of the MAX5970 (see Figure 9). The EEPROM or register address must be preset with a send byte protocol first. Once the read is complete, the internal pointer increases by one. Repeating the receive byte protocol reads the contents of the next address. The receive byte procedure follows:

1) The master sends a START condition.
2) The master sends the 7-bit slave address and a read bit (high).
3) The addressed slave asserts an ACK on SDA.
4) The slave sends 8 data bits.
5) The slave increments its internal address pointer.
6) The master asserts an ACK on SDA and repeats steps 4 and 5 or asserts a NACK and generates a STOP condition.
The internal address pointer returns to $0 \times 00$ after incrementing from the highest register address.

# OV to 16V, Dual Hot-Swap Controller with 10-Bit Current and Voltage Monitor and 4 LED Drivers 


#### Abstract

Address Pointers Use the send byte protocol to set the register address pointers before read and write operations. For the configuration registers, valid address pointers range from $0 \times 00$ to $0 \times 45$, and the circular buffer addresses are $0 \times 46$ to $0 \times 49$. Register addresses outside of this range result in a NACK being issued from the MAX5970.


## Circular Buffer Read

The circular buffer read operation is similar to the receive byte operation. The read operation is triggered after any one of the circular buffer base addresses is loaded. During a circular buffer read, although all is transparent from the external world, internally the auto increment function in the $\mathrm{I}^{2} \mathrm{C}$ controller is disabled. Thus, it is possible to read one of the circular buffer blocks with a burst read without changing the virtual internal address corresponding to the base address. Once the master issues
a NACK, the circular reading stops, and the default functions of ${ }^{2}{ }^{2} \mathrm{C}$ slave bus controller are restored. In 8-bit read mode, every $\mathrm{I}^{2} \mathrm{C}$ read operation shifts out a single sample from the circular buffer. In 10-bit mode, two subsequent ${ }^{2} \mathrm{C}$ read operations shift out a single 10-bit sample from the circular buffer, with the high-order byte read first, followed by a byte containing the right-shifted two least-significant bits. Once the master issues a NACK, the read circular buffer operation terminates and normal I2C operation returns.
The data in the circular buffers is read back with the next-to-oldest sample first, followed by progressively more recent samples until the most recent sample is retrieved, followed finally by the oldest sample (see Table 55).

## Table 55. Circular Buffer Readout Sequence

| READ-OUT ORDER | 1ST OUT | 2ND OUT | $\ldots$ | 48TH OUT | 49TH OUT | 50TH OUT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Chronological Number | 1 | 2 | $\ldots$ | 48 | 49 | 0 |

## Chip Information

PROCESS: BiCMOS

Package Information
For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a "+", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE TYPE | PACKAGE CODE | DOCUMENT NO. |
| :---: | :---: | :---: |
| 36 TQFN-EP | T3666-3 | $\underline{\mathbf{2 1}-0114}$ |

[^0]
## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Hot Swap Voltage Controllers category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
LTC4227CUFD-4\#PBF LTC4212IMS ADM1075-2ARUZ-RL7 LM5067MW-1/NOPB ADM1075-1ARUZ-RL7 MAX5969BETB+T MIC22700YML-TR LTC4223CDHD-1\#PBF MAX40200AUK+T LTC4224IDDB-2\#TRMPBF LT1640LIS8\#PBF LTC4217CDHC-12\#PBF LT1640ALCS8\#PBF LT4294HDD\#PBF LTC4253CGN\#PBF LTC4211CMS8\#PBF LTC4230CGN\#PBF LTC4224IMS-1\#PBF LTC4216IMS\#PBF LTC4212IMS\#PBF LTC4260CGN\#PBF LTC4227CGN-2\#PBF LTC4244IGN\#PBF LTC4212CMS\#PBF LT4250HCN8\#PBF ADM1276-3ACPZ-RL LTC4226IUD-1\#PBF LT1640AHCN8 ADM1075-2ACPZ ADM1075-1ACPZ ADM1073ARUZ ADM1073ARUZ-REEL7 ADM1075-1ARUZ ADM1075-2ARUZ ADM1170-1AUJZ-RL7 ADM1171-2AUJZ-RL7 ADM1172-1AUJZ-RL7 ADM1172-2AUJZ-RL7 ADM1176-1ARMZ-R7 ADM1177-1ARMZ-R7 ADM1177-2ARMZ-R7 ADM1178-1ARMZ-R7 ADM1275-3ARQZ ADM1275-1ARQZ ADM1275-3ARQZ-R7 ADM1276-3ACPZ ADM1278-1BCPZ ADM4210-1AUJZ-RL7 ADM1270ARQZ ADM12752ARQZ


[^0]:    Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

