## **General Description**

The MAX6886 pin-selectable, multivoltage supply supervisor monitors six voltage-detector inputs and one watchdog input, asserting a RESET when inputs drop below the selected voltage thresholds or the watchdog timer expires. Manual reset and margin disable inputs offer additional flexibility.

Five logic inputs select the MAX6886 thresholds. Logic inputs select a supply tolerance (5% or 10%) and 1 of 32 factory-set threshold settings. Connect external capacitors or use the factory default setting to set the watchdog timeout periods and reset time delay.

The MAX6886 is available in a 20-pin TQFN (5mm x 5mm x 0.8mm) package and operates over the extended -40°C to +85°C temperature range.

#### **Applications**

Multivoltage Systems Telecom Networking Servers/Workstations/Storage Systems

Pin Configuration appears at end of data sheet.

#### **Features**

- ♦ 32 Pin-Selectable Undervoltage Detector Thresholds
- Capacitor-Adjustable Reset and Watchdog **Timeout Periods**
- Factory Default Reset and Watchdog Timeout Periods
- Margining Disable and Manual Reset Controls
- ♦ -40°C to +85°C Operating Temperature Range
- Small 5mm x 5mm 20-Pin Thin QFN Package
- Few External Components
- ±1% Threshold Accuracy

#### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE				
MAX6886ETP+	-40°C to +85°C	20 TQFN-EP*				
+Denotes a lead(Ph)-free/RoHS-compliant package						

## **Typical Operating Circuit**

12V 12V DC-DC 5V DC-DC 3 3V 2 DC-DC 2 5V 3 DC-DC 1 8V 4 IN1 IN2 IN3 IN5 IN4 IN6 3.3V ALWAYS ON RESET RESET V<sub>CC</sub> LOGIC OUTPUT WDI μP /VI/IXI/VI MARGIN MAX6886 DRP THO TH1 TH2 MR TH3 TH4 SRT SWT GND Τ

#### MIXIM

Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

# MAX6886

### **ABSOLUTE MAXIMUM RATINGS**

(All voltages referenced to GND.) IN1–IN6, V<sub>CC</sub>, <u>RESET</u>, SRT, SWT.....-0.3V to +6V TH0–TH4, WDI, <u>MR</u>, <u>MARGIN</u>....-0.3V to +6V

DBP	0.3V to +3V
Input/Output Current (all pins)	±20mA
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
20-Pin 5mm x 5mm Thin QFN	
(derate 21.3mW/°C above +70°C)	1702mW

Maximum Junction Temperature	+150°C
Operating Temperature Range	
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ELECTRICAL CHARACTERISTICS**

 $(V_{IN1}-V_{IN4} \text{ or } V_{CC} = 2.7V \text{ to } 5.8V, \text{WDI} = \text{GND}, \text{TH0-TH4} = \overline{\text{MARGIN}} = \overline{\text{MR}} = \text{DBP}, \text{T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted}.$ Typical values are at T<sub>A</sub> = +25°C.) (Notes 1, 2)

PARAMETER	SYMBOL	COND	MIN	ТҮР	МАХ	UNITS	
Operating Voltage Range (Note 3)		Voltage on either one guarantee the part is	00	2.7		5.8	V
Supply Current	ICC	$V_{IN1} = 5.8V, IN2-IN6$	= GND, no load		0.9	1.2	mA
Digital Bypass Voltage	VDBP			2.48	2.55	2.67	V
Threshold Accuracy (Table 2)	V <sub>TH</sub>	IN1–IN6, V <sub>IN –</sub> falling	$T_A = +25^{\circ}C \text{ to } +85^{\circ}C$ $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	-1 -1.5		+1	% V <sub>TH</sub>
Threshold Hysteresis	V <sub>TH-HYS</sub>		TA = -40 C t0 +85 C	-1.5	0.3	+1.5	% V <sub>TH</sub>
Threshold Tempco	ΔV <sub>TH</sub> /°C				10		ppm/°C
IN_ Input Impedance	R <sub>IN</sub>	For $V_{IN_{-}}$ < highest $V_{IN_{1}-IN_{4}}$ and $V_{IN_{-}}$ < $V_{CC}$ (not ADJ), thresholds are not set as adjustable		130	200	300	kΩ
IN_ Input Leakage Current	l <sub>IN</sub>	IN5, IN6 IN1–IN4 set as adjustable thresholds		-150		+150	nA
Power-Up Delay	tD-PO	V <sub>CC</sub> ≥ 2.5V				2.5	ms
IN_ to RESET Delay	tD-R	IN_ falling/rising, 100mV overdrive			20		μs
Reset Default Timeout Period	t <sub>RP</sub>	V <sub>SRT</sub> = V <sub>CC</sub>		180	200	220	ms
Reset Adjustable Timeout Period	trp-adj	C <sub>SRT</sub> = 47nF		135	207	280	ms
SRT Adjustable Timeout Current	ISRT	V <sub>SRT</sub> = V <sub>GND</sub>		180	230	280	nA
SRT Default Timeout Threshold	VSRT-DEF	$V_{SRT} \ge V_{SRT-DEF}$ , selects reset default		1.1	1.25	1.5	V
SRT Adjustable Timeout Threshold	V <sub>SRT-ADJ</sub>	(Note 4)		0.95	1.00	1.05	V
SRT Adjustable Timeout Discharge Threshold	VSRT-DIS	(Note 5)			100		mV
SRT Adjustable Timeout Output- Low Discharge Current	I <sub>SRT-DIS</sub>	V <sub>SRT</sub> = 0.3V		0.7			mA
RESET Output Low	Volreset	I <sub>SINK</sub> = 4mA, output asserted				0.4	V
RESET Output Open-Drain Leakage Current	ILKG	Output tri-stated		-1		+1	μA

## ELECTRICAL CHARACTERISTICS (continued)

 $(V_{IN1}-V_{IN4} \text{ or } V_{CC} = 2.7V \text{ to } 5.8V, \text{ WDI} = \text{GND}, \text{THO}-\text{TH4} = \overline{\text{MARGIN}} = \overline{\text{MR}} = \text{DBP}, \text{T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise noted}.$ Typical values are at T<sub>A</sub> = +25°C.) (Notes 1, 2)

PARAMETER	SYMBOL	CONI	DITIONS	MIN	ТҮР	MAX	UNITS
MR, MARGIN, TH0-TH4, WDI	VIL					0.6	V
Input Voltage	V <sub>IH</sub>			1.4			V
MR Input Pulse Width	tMR			1			μs
MR Glitch Rejection					100		ns
MR to RESET Delay	tD-MR				200		ns
MR to Internal DBP Pullup Current	IMR	V <sub>MR</sub> = 1.4V		5	10	15	μA
MARGIN to Internal DBP Pullup Current	IMARGIN	V <sub>MARGIN</sub> = 1.4V		5	10	15	μA
TH0–TH4 Input Current				-100		+100	nA
WDI Pulldown Current	IWDI	V <sub>WDI</sub> = 0.6V		5	10	15	μA
WDI Input Pulse Width	twdi			50			ns
Watchdog Default Timeout Period	turo	V <sub>SWT</sub> = V <sub>CC</sub>	Initial mode	92.16	102.4	112.64	S
Watchdog Delauit Timeout Fellou	twd	VSWI = VCC	Normal mode	1.44	1.6	1.76	ъ
Watchdog Adjustable Timeout	twd-adj	C <sub>SWT</sub> = 0.33µF	Initial mode	53.7	82.5	111.9	S
Period	IVVD-ADJ	05WT = 0.35µT	Normal mode	0.93	1.43	1.94	5
SWT Adjustable Timeout Current	ISWT	SWT = GND		180	230	280	nA
SWT Default Timeout Threshold	VSWT-DEF	$V_{SWT} \ge V_{SWT-DEF}$ , selects watchdog default timeout		1.1	1.25	1.5	V
SWT Adjustable Timeout Threshold	VSWT-ADJ	(Note 4)		0.95	1.00	1.05	V
SWT Adjustable Timeout Discharge Threshold	V <sub>SWT-DIS</sub>	(Note 5)			100		mV
SWT Adjustable Timeout Output- Low Discharge Current	I <sub>SWT-DIS</sub>	$V_{SWT} = 0.3V$		0.7			mA

Note 1: Device may be supplied from IN1–IN4 or  $V_{CC}.$ 


**Note 2:** 100% production tested at  $T_A = +25^{\circ}C$  and  $T_A = +85^{\circ}C$ . Specifications at  $T_A = -40^{\circ}C$  are guaranteed by design.

Note 3: The internal supply voltage, measured at  $V_{CC},$  equals the maximum of IN1–IN4.

**Note 4:** External capacitor is charged by  $I_{S_T}$  when  $V_{S_T-DIS} < V_{S_T} < V_{S_T-ADJ}$ .

Note 5: External capacitor is discharged by IS\_T-DIS down to VS\_T-DIS after VS\_T reaches VS\_T-ADJ.

**MAX6886** 



**Typical Operating Characteristics** 



WATCHDOG TIMEOUT PERIOD **MR TO RESET OUTPUT PROPAGATION RESET TIMEOUT PERIOD vs. TEMPERATURE** vs. TEMPERATURE (C<sub>SWT</sub> = 0.33µF) **DELAY vs. TEMPERATURE**  $(C_{RST} = 0.047 \mu F)$ 3.00 2.0 200 1.9 190 2.75 1.8 180 PROPAGATION DELAY (µs) 2.50 **FIMEOUT PERIOD** (ms) 170 TIMEOUT PERIOD (s) 1.7 2.25 160 1.6 2.00 150 1.5 1.4 140 1.75 130 1.3 1.50 120 12 1.25 1.1 110 1.00 100 1.0 -40 -15 10 35 60 85 -40 60 85 -40 -15 10 35 60 85 -15 10 35 TEMPERATURE (°C) TEMPERATURE (°C) TEMPERATURE (°C) WATCHDOG TIMEOUT PERIOD vs. C<sub>SWT</sub> **RESET TIMEOUT PERIOD vs. CSRT** 10,000 10,000 1000 1000 TIMEOUT PERIOD (ms) TIMEOUT PERIOD (ms) 100 100 10 10 ▦ 1 1 ++++ 0.1 0.1 0.1 10 100 1000 0.1 10 100 1000 1 1 C<sub>SWT</sub> (nF) C<sub>SRT</sub> (nF)

#### $(V_{IN1}-V_{IN4} \text{ or } V_{CC} = 5V, WDI = GND, TH0-TH4 = \overline{MARGIN} = \overline{MR} = DBP, T_A = +25^{\circ}C, unless otherwise noted.)$

## **Pin Description**

PIN	NAME	FUNCTION
1	RESET	Open-Drain, Active-Low Reset Output. RESET asserts when any input voltage falls below the selected threshold, the watchdog timer expires, or when MR is pulled low. RESET remains asserted for default (200ms) or adjustable reset timeout period after all assertion-causing conditions are cleared. An external pullup resister is required.
2	SRT	Reset Timeout Adjust Input. Connect an external capacitor between SRT and GND to set the reset timeout period. The timeout period is calculated by $t_{RP} = 4.348E6 \times C_{SRT}$ ( $t_{RP}$ in seconds and $C_{SRT}$ in Farads). To use the factory default period of 200ms connect SRT to V <sub>CC</sub> .
3	SWT	Watchdog Timeout Adjust Input. Connect an external capacitor between SWT and GND to set the watchdog timeout period. The adjustable timeout period is calculated by $t_{WD} = 4.348E6 \times C_{SWT}$ ( $t_{WD}$ in seconds and $C_{SWT}$ in Farads). Disable the watchdog timer by connecting SWT to GND. Connect SWT to V <sub>CC</sub> to use the factory-default normal and initial periods of 1.6s and 102.4s, respectively.

# **MAX6886**


## **Pin Description (continued)**

5 WDI low-to-high or high-internally pulled downinternally pulled.   6 MR Active-Low Manual preset/adjustable represet/adjustable represet/	put. Logic input for the watchdog timer function. If WDI is not strobed with a valid to-low transition within the selected timeout period, RESET asserts. WDI is wn to GND through a 10μA current sink. Reset Input. Pull MR low to assert RESET. RESET will remain asserted for its eset timeout period when MR is driven high. Leave MR unconnected or connect to is internally pulled up to DBP through a 10μA current source. MARGIN is pulled low, RESET is held in its existing state independent of es in monitored input voltages or the watchdog timer expiration. MARGIN is to DBP through a 10μA current source. MARGIN overrides MR if both are asserted in Input 4. Logic input to select desired threshold. Connect TH4 to GND or DBP.
5 WDI low-to-high or high-internally pulled downinternally pulled.   6 MR Active-Low Manual preset/adjustable represet/adjustable represet/	to-low transition within the selected timeout period, RESET asserts. WDI is wn to GND through a 10μA current sink. Reset Input. Pull MR low to assert RESET. RESET will remain asserted for its eset timeout period when MR is driven high. Leave MR unconnected or connect to is internally pulled up to DBP through a 10μA current source. MARGIN is pulled low, RESET is held in its existing state independent of es in monitored input voltages or the watchdog timer expiration. MARGIN is to DBP through a 10μA current source. MARGIN overrides MR if both are asserted in Input 4. Logic input to select desired threshold. Connect TH4 to GND or DBP. iilable thresholds. Input has no internal pullup or pulldown.
6 MR preset/adjustable re DBP if unused. MR   7 MARGIN Margin Input. When subsequent change internally pulled up at the same time.   8 TH4 Threshold Selection See Table 2 for ava   9 TH3 Threshold Selection See Table 2 for ava	eset timeout period when MR is driven high. Leave MR unconnected or connect to is internally pulled up to DBP through a 10µA current source. MARGIN is pulled low, RESET is held in its existing state independent of es in monitored input voltages or the watchdog timer expiration. MARGIN is to DBP through a 10µA current source. MARGIN overrides MR if both are asserted n Input 4. Logic input to select desired threshold. Connect TH4 to GND or DBP. ilable thresholds. Input has no internal pullup or pulldown.
7 MARGIN subsequent change internally pulled up at the same time.   8 TH4 Threshold Selection See Table 2 for ava   9 TH3 Threshold Selection See Table 2 for ava	es in monitored input voltages or the watchdog timer expiration. MARGIN is to DBP through a 10µA current source. MARGIN overrides MR if both are asserted n Input 4. Logic input to select desired threshold. Connect TH4 to GND or DBP. ilable thresholds. Input has no internal pullup or pulldown.
8 1H4 See Table 2 for ava   9 TH3 Threshold Selection   See Table 2 for ava Threshold Selection   Threshold Selection Threshold Selection	ilable thresholds. Input has no internal pullup or pulldown.
9 IN3 See Table 2 for ava	Input 3. Logic input to select desired threshold. Connect TH3 to GND or DBP
Threshold Selection	ilable thresholds. Input has no internal pullup or pulldown.
10 TH2 See Table 2 for ava	n Input 2. Logic input to select desired threshold. Connect TH2 to GND or DBP. ilable thresholds. Input has no internal pullup or pulldown.
	n Input 1. Logic input to select desired threshold. Connect TH1 to GND or DBP. ilable thresholds. Input has no internal pullup or pulldown.
	n Input 0. Logic input to select desired threshold. Connect TH0 to GND or DBP. ilable thresholds. Input has no internal pullup or pulldown.
13 V <sub>CC</sub> device as possible. highest of the monit	ply Voltage. Bypass V <sub>CC</sub> to GND with a 1 $\mu$ F ceramic capacitor as close to the V <sub>CC</sub> supplies power to the internal circuitry. V <sub>CC</sub> is internally powered from the tored IN1–IN4 voltages. Do not use V <sub>CC</sub> to supply power to external circuitry. To C <sub>C</sub> , see the <i>Powering the MAX6886</i> section.
14 DBP output RESET. Con	age. The internally generated voltage at DBP supplies power to internal logic and nect a $1\mu$ F capacitor from DBP to GND as close to the device as possible. Do not power to external circuitry.
15 IN6 supply power to the installed as close to	ctor 6. Select the undervoltage threshold using TH0–TH4. See Table 2. IN6 cannot $e$ device. For improved noise immunity, bypass IN6 to GND with a 0.1 $\mu$ F capacitor $p$ the device as possible.
16 IN5 supply power to the installed as close to	ctor 5. Select the undervoltage threshold using TH0–TH4. See Table 2. IN5 cannot $e$ device. For improved noise immunity, bypass IN5 to GND with a 0.1µF capacitor $e$ the device as possible.
17 IN4 improved noise imm	ctor 4. Select the undervoltage threshold using TH0–TH4. See Table 2. For nunity, bypass IN4 to GND with a 0.1µF capacitor installed as close to the device the device through IN1–IN4 or V <sub>CC</sub> (see the <i>Powering the MAX6886</i> section).
18 IN3 improved noise imm	ctor 3. Select the undervoltage threshold using TH0–TH4. See Table 2. For nunity, bypass IN3 to GND with a $0.1\mu$ F capacitor installed as close to the device the device through IN1–IN4 or V <sub>CC</sub> (see the <i>Powering the MAX6886</i> section).
Input Voltage Detect       19     IN2       improved noise imm	ctor 2. Select the undervoltage threshold using TH0–TH4. See Table 2. For nunity, bypass IN2 to GND with a $0.1\mu$ F capacitor installed as close to the device the device through IN1–IN4 or V <sub>CC</sub> (see the <i>Powering the MAX6886</i> section).
20 IN1 Input Voltage Detection	ctor 1. Select the undervoltage threshold using TH0–TH4. See Table 2. For nunity, bypass IN1 to GND with a $0.1\mu$ F capacitor installed as close to the device the device through IN1–IN4 or V <sub>CC</sub> (see the <i>Powering the MAX6886</i> section).
	iternally connected to GND. Connect EP to GND or leave unconnected.



**MAX6886** 

## \_Functional Diagram



MAX6886

#### \_Detailed Description

The MAX6886 pin-selectable, multivoltage supply supervisor monitors six voltage-detector inputs and one watchdog input. RESET asserts when any of the configured input thresholds have been reached, MR is asserted, or the watchdog timer expires. MARGIN allows a system to be tested without RESET being asserted.

Logic inputs TH0–TH4 select 1 of 32 threshold sets for inputs IN1–IN6 (see Table 2, Threshold Options). Inputs in Table 2 that contain ADJ for inputs allow external resistor voltage-dividers to be connected to create additional thresholds.

RESET is an open-drain acitve-low output and asserts when MR is low, the watchdog timer expires, or any voltage at IN1–IN6 falls below its respective threshold. The default RESET time delay is 200ms and custom timeout periods are set by connecting an external capacitor from SRT to GND. The default watchdog normal and initial timeout periods are 1.6s and 102.4s, respectively. The normal and initial watchdog timeout periods can be adjusted by connecting an external capacitor from SWT to GND.

#### **Powering the MAX6886**

The MAX6886 derives power from the voltage-detector inputs IN1–IN4 or through an externally supplied V<sub>CC</sub>. A virtual diode-ORing scheme selects the positive input that supplies power to the device (see the *Functional Diagram*). The highest input voltage on IN1–IN4 supplies power to the device. One of IN1–IN4 must be at least 2.7V to ensure proper operation.

Internal hysteresis ensures that the supply input that initially powered the device continues to power the device when multiple input voltages are within 50mV of each other.

V<sub>CC</sub> powers the analog circuitry and is the bypass connection for the MAX6886 internal supply. Bypass V<sub>CC</sub> to GND with a 1µF ceramic capacitor installed as close to the device as possible. The internal supply voltage, measured at V<sub>CC</sub>, equals the maximum of IN1–IN4. If V<sub>CC</sub> is externally supplied, V<sub>CC</sub> must be at least 200mV higher than any voltage applied to IN1–IN4 and V<sub>CC</sub> must be brought up first. V<sub>CC</sub> always powers the device when all IN\_ are factory set as "ADJ." Do not use the internally generated V<sub>CC</sub> to provide power to external circuitry.

The MAX6886 generates a digital supply voltage at DBP for the internal logic circuitry and RESET. Bypass DBP to GND with a 1 $\mu$ F ceramic capacitor installed as close to the device as possible. The nominal DBP output voltage is 2.55V. Do not use DBP to provide power to external circuitry.

Inputs

The MAX6886 contains multiple logic and voltagedetector inputs. Each voltage-detector input is monitored for undervoltage thresholds.

#### Voltage-Detector Inputs (IN\_)

The MAX6886 offers several monitor options with both pin-selectable and adjustable reset thresholds. The threshold voltage at each adjustable IN\_ input is typically 0.6V. To monitor a voltage >0.6V, connect a resistor-divider network to the circuit as shown in Figure 1.

$$V_{IN_TH} = V_{TH} (R_1 + R_2) / R_2$$
 (Equation 1)

where  $V_{IN\_TH}$  is the desired reset threshold voltage for the respective IN\_ and  $V_{TH}$  is the input threshold (0.6V).

Resistors  $R_1$  and  $R_2$  can have very high values to minimize current consumption due to low-leakage currents. Set  $R_2$  to some conveniently high value (10k $\Omega$ , for example) and calculate  $R_1$  based on the desired reset threshold voltage, using the following formula:

 $R_1 = R_2 \times (V_{IN}_{TH}/V_{TH} - 1)$ 

#### Threshold Logic Inputs (TH0–TH4)

The TH0–TH4 logic inputs select the undervoltage thresholds and tolerance of the IN1–IN6 voltage-detector inputs. TH0–TH4 define 32 unique options for the supervisor functionality. Connect the respective TH\_ to GND for a logic 0 or to DBP for a logic 1. Tables 1 and 2 show the 32 unique threshold options available. TH4 sets the threshold tolerance of the undervoltage threshold. A logic 1 selects a 5% supply tolerance and a logic 0 selects a 10% supply tolerance. The MAX6886 logic determines which thresholds should be used for




Figure 1. Adjusting the Monitored Threshold



the IN inputs only at power-up. Use the voltage-divider circuit of Figure 1 and Equation 1 to set the threshold for the user-adjustable inputs as described in the *Voltage-Detector Inputs (IN\_)* section.

#### Manual Reset (MR)

Many microprocessor-based ( $\mu$ P) products require manual reset capability to allow an operator or external logic circuitry to initiate a reset. The manual reset input

(MR) can be connected directly to a switch without an external pullup resistor or debouncing network. MR is internally pulled up to DBP. Leave unconnected if not used. MR is internally pulled up to DBP through a 10µA current source. MR is designed to reject fast, falling transients (typically 100ns pulses) and must be held low for a minimum of 1µs to assert RESET. After MR transitions from low to high, RESET remains asserted for the duration of its timeout period.

Table 1. N	lominal	Monitored	Supply	Voltages
------------	---------	-----------	--------	----------

			SUPPLY					
SELECTION	TH4–TH0*	IN1	IN2	IN3	IN4	IN5	IN6	TOLERANCE (%)
1	11111	5.0	3.3	2.5	1.8	ADJ	ADJ	5
2	11110	5.0	3.0	2.5	1.8	ADJ	ADJ	5
3	11101	5.0	3.3	2.5	ADJ	ADJ	ADJ	5
4	11100	5.0	3.0	2.5	ADJ	ADJ	ADJ	5
5	11011	5.0	3.3	1.8	ADJ	ADJ	ADJ	5
6	11010	5.0	3.0	1.8	ADJ	ADJ	ADJ	5
7	11001	5.0	3.3	ADJ	ADJ	ADJ	ADJ	5
8	11000	5.0	3.0	ADJ	ADJ	ADJ	ADJ	5
9	10111	3.3	2.5	1.8	ADJ	ADJ	ADJ	5
10	10110	3.0	2.5	1.8	ADJ	ADJ	ADJ	5
11	10101	3.3	2.5	ADJ	ADJ	ADJ	ADJ	5
12	10100	3.0	2.5	ADJ	ADJ	ADJ	ADJ	5
13	10011	3.3	1.8	ADJ	ADJ	ADJ	ADJ	5
14	10010	3.0	1.8	ADJ	ADJ	ADJ	ADJ	5
15	10001	3.3	2.5	1.8	1.5	ADJ	ADJ	5
16	10000	3.0	2.5	1.8	1.5	ADJ	ADJ	5
17	01111	5.0	3.3	2.5	1.8	ADJ	ADJ	10
18	01110	5.0	3.0	2.5	1.8	ADJ	ADJ	10
19	01101	5.0	3.3	2.5	ADJ	ADJ	ADJ	10
20	01100	5.0	3.0	2.5	ADJ	ADJ	ADJ	10
21	01011	5.0	3.3	1.8	ADJ	ADJ	ADJ	10
22	01010	5.0	3.0	1.8	ADJ	ADJ	ADJ	10
23	01001	5.0	3.3	ADJ	ADJ	ADJ	ADJ	10
24	01000	5.0	3.0	ADJ	ADJ	ADJ	ADJ	10
25	00111	3.3	2.5	1.8	ADJ	ADJ	ADJ	10
26	00110	3.0	2.5	1.8	ADJ	ADJ	ADJ	10
27	00101	3.3	2.5	ADJ	ADJ	ADJ	ADJ	10
28	00100	3.0	2.5	ADJ	ADJ	ADJ	ADJ	10
29	00011	3.3	1.8	ADJ	ADJ	ADJ	ADJ	10
30	00010	3.0	1.8	ADJ	ADJ	ADJ	ADJ	10
31	00001	3.3	2.5	1.8	1.5	ADJ	ADJ	10
32	00000	ADJ	ADJ	ADJ	ADJ	ADJ	ADJ	_

## **Table 2. Threshold Options**

**MAX6886** 

	TU4 TU0*	THRESHOLD VOLTAGES (V)							
SELECTION	TH4–TH0*	IN1	IN2	IN3	IN4	IN5	IN6		
1	11111	4.62	3.06	2.31	1.67	0.60	0.60		
2	11110	4.62	2.78	2.31	1.67	0.60	0.60		
3	11101	4.62	3.06	2.31	0.60	0.60	0.60		
4	11100	4.62	2.78	2.31	0.60	0.60	0.60		
5	11011	4.62	3.06	1.67	0.60	0.60	0.60		
6	11010	4.62	2.78	1.67	0.60	0.60	0.60		
7	11001	4.62	3.06	0.60	0.60	0.60	0.60		
8	11000	4.62	2.78	0.60	0.60	0.60	0.60		
9	10111	3.06	2.31	1.67	0.60	0.60	0.60		
10	10110	2.78	2.31	1.67	0.60	0.60	0.60		
11	10101	3.06	2.31	0.60	0.60	0.60	0.60		
12	10100	2.78	2.31	0.60	0.60	0.60	0.60		
13	10011	3.06	1.67	0.60	0.60	0.60	0.60		
14	10010	2.78	1.67	0.60	0.60	0.60	0.60		
15	10001	3.06	2.31	1.67	1.39	0.60	0.60		
16	10000	2.78	2.31	1.67	1.39	0.60	0.60		
17	01111	4.38	2.88	2.19	1.58	0.60	0.60		
18	01110	4.38	2.62	2.19	1.58	0.60	0.60		
19	01101	4.38	2.88	2.19	0.60	0.60	0.60		
20	01100	4.38	2.62	2.19	0.60	0.60	0.60		
21	01011	4.38	2.88	1.58	0.60	0.60	0.60		
22	01010	4.38	2.62	1.58	0.60	0.60	0.60		
23	01001	4.38	2.88	0.60	0.60	0.60	0.60		
24	01000	4.38	2.62	0.60	0.60	0.60	0.60		
25	00111	2.88	2.19	1.58	0.60	0.60	0.60		
26	00110	2.62	2.19	1.58	0.60	0.60	0.60		
27	00101	2.88	2.19	0.60	0.60	0.60	0.60		
28	00100	2.62	2.19	0.60	0.60	0.60	0.60		
29	00011	2.88	1.58	0.60	0.60	0.60	0.60		
30	00010	2.62	1.58	0.60	0.60	0.60	0.60		
31	00001	2.88	2.19	1.58	1.31	0.60	0.60		
32	00000	0.60	0.60	0.60	0.60	0.60	0.60		

\*TH4 = '1' selects 7.5% threshold tolerance, TH4 = '0' selects 12.5% threshold tolerance.

Contact factory for alternative thresholds.

10

#### Margin Output Disable (MARGIN)

MARGIN allows system-level testing while power supplies exceed the normal operating ranges. Drive MARGIN low to hold RESET in its existing state while system-level testing occurs. Leave MARGIN unconnected or connect to DBP if unused. An internal 10µA current source pulls MARGIN to DBP. MARGIN overrides MR if both are asserted at the same time.

#### Watchdog Timer

The MAX6886's watchdog circuit monitors the  $\mu$ P's activity. If the  $\mu$ P does not toggle the watchdog input (WDI) within the watchdog timeout period, RESET asserts. The internal watchdog timer is cleared by a reset, or by a transition at WDI (which can detect pulses as short as 50ns.) The watchdog timer remains cleared while RESET is asserted. The timer starts counting as soon as RESET goes high (see Figure 2).

The MAX6886 features two modes of watchdog timer operation: normal and initial modes. At power-up, after a reset event, or after the watchdog timer expires, the initial watchdog timeout is active ( $t_{WDI}$ ). After the first transition on WDI, the normal watchdog timeout is active ( $t_{WDI}$ ). The initial and normal watchdog timeouts are determined by the value of the capacitor connected between SWT and ground. The initial watchdog timeout.

Connect a capacitor from SWT to GND to determine the normal watchdog timeout period according to the following equation:

$$C_{SWT} = \frac{t_{WD}}{4.348 \times 10^6}$$

where twD is in seconds and C<sub>SWT</sub> is in Farads. As an example, a 1µF capacitor gives a normal timeout period of 4.68s and an initial watchdog timeout period of approximately 4.5 minutes. Connect SWT to V<sub>CC</sub> to use the factory-default watchdog normal and initial timeouts of 1.6s and 102.4s, respectively. Choose a low-leakage capacitor for C<sub>SWT</sub>. Disable the watchdog timer by connecting SWT to GND. WDI is internally pulled down to GND through a 10µA current sink.

#### **RESET** Output

The reset output is typically connected to the reset input of a  $\mu$ P. A  $\mu$ P's reset input starts or restarts the  $\mu$ P in a known state. RESET goes low whenever one or more input voltage (IN1–IN6) monitors drop below their respective thresholds, when MR is pulled low for a minimum of 1 $\mu$ s, or when the watchdog timer expires. RESET remains low for its reset timeout period (t<sub>RP</sub>) after all assertion-causing conditions have been cleared (see Figure 2).




Figure 2. Watchdog, Reset, and Power-Up Timing Diagram

Set the  $\overline{\text{RESET}}$  time delay by connecting a capacitor from SRT to GND using the following equation:

$$C_{SRT} = \frac{t_{WD}}{4.348 \times 10^6}$$


where t<sub>RP</sub> is in seconds and C<sub>SRT</sub> is in Farads. Connect <u>SRT</u> to V<sub>CC</sub> for a factory-default reset timeout of 200ms. RESET is open-drain and requires an external pullup resistor. RESET remains low for  $1V \le V_{CC} \le 2.5V$ .

## **Applications Information**

#### Layout and Bypassing

For better noise immunity, bypass each of the voltagedetector inputs to GND with  $0.1\mu$ F capacitors installed as close to the device as possible. Bypass V<sub>CC</sub> and DBP to GND with  $1\mu$ F capacitors installed as close to the device as possible.

### Pin Configuration



**Chip Information** 

PROCESS: BICMOS

## **Package Information**

For the latest package outline information and land patterns (footprints), go to **www.maxim-ic.com/packages**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
20 TQFN-EP	T2055+5	<u>21-0140</u>	<u>90-0010</u>

**MAX6886** 

## **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	2/05	Initial release	_
1	1/12	Updated Table 2.	10

**MAX6886** 

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

13

\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2012 Maxim Integrated Products

Maxim is a registered trademark of Maxim Integrated Products, Inc.

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Supervisory Circuits category:

Click to view products by Maxim manufacturer:

Other Similar products are found below :

CAT1161LI-25-G CAT853STBI-T3 CAT1026LI-30-G CAT1320LI-25-G TC54VN2402EMB713 MCP1316T-44NE/OT MCP1316MT-45GE/OT MCP1316MT-23LI/OT MAX8997EWW+ MAX6725AKASYD3-LF-T DS1232L NCV302HSN45T1G PT7M6130NLTA3EX PT7M7811STBEX-2017 S-1000N28-I4T1U CAT1161LI-28-G MCP1321T-29AE/OT MCP1319MT-47QE/OT S-1000N23-I4T1U S-1000N19-I4T1U CAT824UTDI-GT3 TC54VC2502ECB713 PT7M6133NLTA3EX PT7M6127NLTA3EX AP0809ES3-r HG811RM4/TR MD7030C MD7033C MD7019 MD7020 MD7021 MD7023 MD7024 MD7027 MD7030 MD7033 MD7035 MD7036 MD7039 MD7040 MD7044 MD7050 MD7015 MD7022 MD7028 MD7031 MD7042 MD7043 MD7047 MD7060