#### **MAX77655**

## Low I<sub>Q</sub> SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

#### **General Description**

The MAX77655 provides a highly-integrated power supply solution for low-power applications where size and efficiency are critical. Also, it features a single-inductor, multiple-output (SIMO) buck-boost regulator that provides four independently programmable power rails from a single inductor to minimize total solution size. The PMIC is capable of delivering a total of 700mA output current (3.7V<sub>IN</sub>, 1.8V<sub>OLIT</sub>).

A bidirectional I<sup>2</sup>C interface allows for configuring and checking the status of the devices. An internal on/off controller provides a controlled startup sequence for the regulators and provides supervisory functionality when the devices are on. Numerous factory programmable options allow the device to be tailored for many applications, enabling faster time to market.

#### **Applications**


- TWS Bluetooth™ Headphones/Hearables
- Fitness, Health, Activity Monitors, and Smart Watches
- Portable Devices
- Sensors Nodes and Consumer Internet of Things (IoT)

#### **Benefits and Features**

- Highly Integrated
  - 4x Output, Single-Inductor Multiple-Output (SIMO) Buck-Boost Regulator
    - Support Output Voltage Range from 0.5V to 4.0V for All SIMO Channels
    - 6.9µA Typical I<sub>Q</sub> with Two Outputs Enabled in Low-Power Mode
    - > 700mA Output Current at 3.7V<sub>IN</sub> and 1.8V<sub>OUT</sub>
    - Up to 90% Efficiency at 3.7V<sub>IN</sub> and 1.8V<sub>OUT</sub>
- · Flexible and Configurable
  - I<sup>2</sup>C Compatible Interface
  - · Factory OTP Options Available
- Small Size
  - 3.95mm<sup>2</sup> Wafer-Level Package (WLP)
  - 16-Bump, 0.5mm-Pitch, 4 x 4 Array

Ordering Information appears at end of data sheet.

#### **Simplified Block Diagram**





#### **TABLE OF CONTENTS**

General Description	1
Applications	1
Benefits and Features	1
Simplified Block Diagram	1
Absolute Maximum Ratings	7
Package Information	7
16 WLP 0.5mm Pitch	7
Electrical Characteristics—Global Resources	8
Electrical Characteristics—SIMO Buck-Boost	9
Electrical Characteristics—I <sup>2</sup> C Serial Interface	11
Typical Operating Characteristics	13
Pin Configuration	17
MAX77655	17
Pin Description	17
Detailed Description	19
Part Number Decoding	
Support Materials	
Top-Level Interconnect Simplified Diagram	21
Detailed Description—Global Resources	
Features and Benefits	
Voltage Monitors	
IN POR Comparator	
IN Undervoltage Lockout Comparator	
IN Overvoltage Lockout Comparator	
Thermal Monitors	
Thermal Shutdown	
Chip Identification	
nEN Enable Input	
nEN Manual Reset	
nEN Triple-Functionality: Push-Button vs. Slide-Switch vs. Logic.	
Debounced Input	
nEN Internal Pullup Resistors to V <sub>IN</sub>	
Interrupts (nIRQ)	
On/Off Controller	
Top Level On/Off Controller	
Internal Wake-Up Flags.	
On/Off Controller Actions	
Flexible Power Sequencer	30

TABLE OF CONTENTS (CONTINUED)	
Startup Timing Diagram Due to nEN	30
Applications Information	31
LPM vs. NPM	31
Things to Avoid	31
Switching from LPM to NPM	31
Detailed Description—SIMO Buck-Boost	31
SIMO Features and Benefits	31
SIMO Simplified Block Diagram	32
Inductor Valley Current	32
SIMO Control Scheme	33
Drive Strength	33
SIMO Channel Operating Mode	33
Examples	33
Buck Mode	33
Buck-Boost Mode	33
Boost Mode	34
Channel-to-Channel Switching	34
SIMO Soft-Start	34
SIMO Registers	35
SIMO Active Discharge Resistance	35
Bootstrap Refresh	35
Applications Information	36
SIMO Supported Output Current	36
Overload	37
Inductor Selection	37
Input Capacitor Selection	37
Bootstrap Capacitor Selection	38
Output Capacitor Selection	38
PVDD and VDD Capacitors	38
Unused Outputs	38
Snubbing Circuit	39
Output Voltage Ripple	39
PCB Layout Guide	39
Capacitors	39
Input Capacitor at IN	39
Output Capacitors at SBBx	39
Inductor	40
Ground Connections	40

TABLE OF CONTENTS (CONTINUED)	
Example PCB Layout	40
Things to Avoid	41
Load Transient Between No Load and Heavy Load	41
Overload While in LPM	41
Detailed Description—I <sup>2</sup> C Serial Interface	42
General Description	42
Features	42
I <sup>2</sup> C Simplified Block Diagram	42
I <sup>2</sup> C System Configuration	42
I <sup>2</sup> C Interface Power	43
I <sup>2</sup> C Data Transfer	43
I <sup>2</sup> C Start and Stop Conditions	43
I <sup>2</sup> C Acknowledge Bit	43
I <sup>2</sup> C Slave Address	44
I <sup>2</sup> C Clock Stretching	44
I <sup>2</sup> C General Call Address	44
I <sup>2</sup> C Device ID	45
I <sup>2</sup> C Communication Speed	45
I <sup>2</sup> C Communication Protocols	45
Writing to a Single Register	45
Writing Multiple Bytes to Sequential Registers	46
Reading from a Single Register	48
Reading from Sequential Registers	49
Engaging HS Mode for Operation up to 3.4MHz	50
Register Map	51
MAX77655	51
Register Details	51
Typical Application Circuits	60
Typical Applications Circuit	60
Ordering Information	60
Pavision History	6.

### MAX77655

# Low I<sub>Q</sub> SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

LIST OF FIGURES	
Figure 1. Part Number Decode	19
Figure 2. Top-Level Interconnect Simplified Diagram	21
Figure 3. nEN Usage Timing Diagram	24
Figure 4. Debounced Input	25
Figure 5. nEN Pullup Resistor Configuration	25
Figure 6. On/Off Controller State Diagram	27
Figure 7. On/Off Controller Actions	29
Figure 8. Flexible Power Sequencer Basic Timing Diagram	30
Figure 9. Startup Timing Diagram Due to nEN	30
Figure 10. SIMO Simple Block Diagram	32
Figure 11. Valley Current Control with Changing Load Current	32
Figure 12. LXB Snubbing Circuit	39
Figure 13. PCB Top-Layer and Component Placement Example	40
Figure 14. I <sup>2</sup> C Simplified Block Diagram	42
Figure 15. I <sup>2</sup> C System Configuration	43
Figure 16. I <sup>2</sup> C Start and Stop Conditions	43
Figure 17. Acknowledge Bit	44
Figure 18. Slave Address Example	44
Figure 19. Writing to a Single Register with the Write Byte Protocol	46
Figure 20. Writing to Sequential Registers X to N	47
Figure 21. Reading from a Single Register with the Read Byte Protocol	48
Figure 22. Reading Continuously from Sequential Registers X to N	
Figure 22 Engaging US Mode	EC

### MAX77655

# Low I<sub>Q</sub> SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

LIST OF TABLES	
Table 1. Regulator Summary	
Table 2. OTP Options Table	20
Table 3. On/Off Controller Transition/State	27
Table 4. SIMO Operating Mode Thresholds	33
Table 5. Operating Mode Examples	33
Table 6. SIMO Supported Output Current for Common Applications	36
Table 7. I <sup>2</sup> C Slave Address Options	44

#### **Absolute Maximum Ratings**

nEN to GND	BST to LXB0.3V to +6V SBB0, SBB1, SBB2, SBB3 Short-Circuit DurationContinuous PGND to GND0.3V to +0.3V Operating Temperature Range40°C to +85°C Junction Temperature
	derate 20.4mW/°C above +70°C)1632mW

- Note 1: Do not repeatedly hot-plug a source to the IN terminal at a rate greater than 10Hz. Hot plugging low impedance sources results in an ~8A momentary (~2µs) current spike.
- Note 2: Do not externally bias LXA or LXB. LXA has internal clamping diodes to PGND and IN. LXB has an internal low-side clamping diode to PGND and an internal high-side clamping diode that dynamically connects to a selected SIMO output. It is normal for these diodes to briefly conduct during switching events. When the SIMO regulator is disabled, the LXB to PGND absolute maximum voltage is -0.3V to V<sub>SBBx</sub> + 0.3V.
- Note 3: When the active discharge resistor is engaged, limit its power dissipation to an average of 10mW. For example, consider the case where the active discharge resistance is discharging the output capacitor each time the regulator turns off; the 10mW limit allows you to discharge  $80\mu\text{F}$  of capacitance charged to 5V every 100ms (P =  $1/2 \times C \times V^2/t = 1/2 \times 80\mu\text{F} \times 5V^2/100\text{ms} = 10\text{mW}$ ).

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Package Information**

#### 16 WLP 0.5mm Pitch

Package Code	W161N1+1
Outline Number	21-100374A
Land Pattern Number	Refer to Application Note 1891
Thermal Resistance, Four-Layer Board:	
Junction to Ambient (θ <sub>JA</sub> )	49°C/W (2s2p board)
Junction to Case (θ <sub>JC</sub> )	N/A

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to <a href="https://www.maximintegrated.com/thermal-tutorial">www.maximintegrated.com/thermal-tutorial</a>.

#### **Electrical Characteristics—Global Resources**

 $(V_{IN} = 3.7V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
INPUT CURRENT							
Shutdown Current	I <sub>SHDN</sub>	All SBBx channels are disabled, V <sub>IN</sub> = 3.7V, V <sub>LXA</sub> = 0V	T <sub>A</sub> = +25°C		0.3		μΑ
Quiescent Supply		T - 10500	All channels disabled, bias in LPM		6.0		^
Current	lQ	T <sub>A</sub> = +25°C	All channels disabled, bias in NPM		10		μΑ
VOLTAGE MONITORS				•			
Input Voltage Range	V <sub>IN</sub>			2.5		5.5	V
VOLTAGE MONITORS /	POWER-ON RES	SET (POR)					
POR Threshold	V <sub>POR</sub>	V <sub>IN</sub> falling			1.8		V
VOLTAGE MONITORS /	UNDERVOLTAG	E LOCKOUT (UVLO)					
UVLO Threshold	V <sub>INUVLO</sub>	V <sub>IN</sub> falling, UVLO_F	[1:0] = 0x4		2.3		V
UVLO Threshold Hysteresis	VINUVLO_HYS	UVLO_H[1:0] = 0x5	( <u>Note 4</u> )		300		mV
VOLTAGE MONITORS /	OVERVOLTAGE	LOCKOUT (OVLO)					
OVLO Threshold	V <sub>INOVLO</sub>	V <sub>IN</sub> rising		5.70	5.85	6.00	V
THERMAL MONITORS							
Overtemperature Lockout Threshold	T <sub>OTLO</sub>	T <sub>J</sub> rising			145		°C
Thermal Alarm Temperature 1	T <sub>JAL1</sub>	T <sub>J</sub> rising			90		°C
Thermal Alarm Temperature 2	T <sub>JAL2</sub>	T <sub>J</sub> rising			120		°C
ENABLE INPUT (nEN)							
nEN Input Leakage		$V_{nEN} = V_{IN} = 5.5V$	T <sub>A</sub> = +25°C	-1	±0.001	+1	
Current	I <sub>nEN_LKG</sub>	CNFG_GLBL_A.P U_DIS = 1	T <sub>A</sub> = +85°C		±0.01		μA
nEN Input Falling Threshold	V <sub>TH_nEN_F</sub>	nEN falling		V <sub>IN</sub> - 1.6	V <sub>IN</sub> - 1.2		V
nEN Input Rising Threshold	V <sub>TH_nEN_R</sub>	nEN rising	nEN rising		V <sub>IN</sub> - 1.1	V <sub>IN</sub> - 0.6	V
Debounce Time	tonus	CNFG_GLBL_A.DBI		100		μs	
Depositive Tillle	tDBNC_nEN	CNFG_GLBL_A.DBI	EN_nEN = 1		30		ms
Manual Reset Time	turce	CNFG_GLBL_B.MRT = 0		16			
manual Neset Tille	t <sub>MRST</sub>	CNFG_GLBL_B.MR	T = 1		8		S
nEN Pullup	R <sub>nEN_PU</sub>	Pullup to V <sub>IN</sub>	CNFG_GLBL_A.P U_DIS = 0		200		kΩ

#### **Electrical Characteristics—Global Resources (continued)**

 $(V_{IN} = 3.7V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS				
OPEN-DRAIN INTERRUF	OPEN-DRAIN INTERRUPT OUTPUT (nIRQ)										
Output Low Voltage		Sinking 2mA				0.4	V				
Output Falling Edge Time	t <sub>f_nIRQ</sub>	C <sub>IRQ</sub> = 25pF			1.5		ns				
		V <sub>IN</sub> = 5.5V, nIRQ set to high impedance, V <sub>nIRQ</sub> = 0V or 5.5V	T <sub>A</sub> = +25°C	-1	±0.001	+1					
Leakage Current	I <sub>nIRQ_LKG</sub>		T <sub>A</sub> = +85°C		±0.01		μA				
FLEXIBLE POWER SEQ	JENCER			·							
Power-Up Event Periods	t <sub>EN</sub>	See Figure 8			1.28		ms				
Power-Down Event Periods	t <sub>DIS</sub>	See Figure 8			2.56		ms				
BIAS				·							
Enable Delay					1		ms				
PVDD Output Voltage	$V_{PVDD}$				1.8		V				
V <sub>DD</sub> Input Voltage	$V_{DD}$				1.8		V				

Note 4: Programmed at Maxim's factory.

#### **Electrical Characteristics—SIMO Buck-Boost**

 $(V_{IN} = 3.7V, C_{SBBX} = 22\mu F, L = 1.5\mu H, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	COND	CONDITIONS		TYP	MAX	UNITS
GENERAL CHARACTER	ISTICS						
SIMO Quiescent Supply Current  IQ_SIMO		T <sub>A</sub> = +25°C, bias	Total current for the first channel at 1.8V output		6.5		
	in LPM	Current for each additional channel at 1.8V output		0.38			
	T <sub>A</sub> = +25°C, bias in NPM  Current for the first channel at 1.8V output  Current for each additional channel at 1.8V output	channel at 1.8V		230		- μΑ	
			61				
GENERAL CHARACTER	ISTICS / OUTPU	T VOLTAGE RANGE	(SBB0/1/2/3)				
Programmable Output Voltage Range				0.5		4.0	V
Output DAC Bits					8		bits
Output DAC LSB Size					25		mV

### **Electrical Characteristics—SIMO Buck-Boost (continued)**

 $(V_{IN} = 3.7V, C_{SBBX} = 22\mu F, L = 1.5\mu H, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
OUTPUT VOLTAGE ACC	CURACY						
		I <sub>SBBx</sub> = 1mA,	T <sub>A</sub> = +25°C	-3.0		+3.0	
Output Voltage	typical is based on an average over 100ms, V <sub>DD</sub> = 1.8V, V <sub>SBBx</sub> = 1.8V	T <sub>A</sub> = -40°C to +85°C	-4.0		+4.0	%	
Accuracy		I <sub>SBBx</sub> = 300mA,	T <sub>A</sub> = +25°C	-2.0		+2.0	70
		typical is based on an average over 100ms, V <sub>DD</sub> = 1.8V, V <sub>SBBx</sub> = 1.8V	T <sub>A</sub> = -40°C to +85°C	-4.0		+4.0	
TIMING CHARACTERIST	rics						
Soft-Start Slew Rate	dV/dt <sub>SS</sub>			1.0	2.0	3.0	mV/µs
POWER STAGE CHARA	CTERISTICS						
		All SBB channels	T <sub>A</sub> = +25°C	-1	±0.01	+1	
LXA Leakage Current		are disabled, $V_{IN}$ = 5.5V, $V_{LXA}$ = 0V, or 5.5V	T <sub>A</sub> = +85°C		±0.1		μА
		All SBB channels	T <sub>A</sub> = +25°C	-1	±0.01	+1	
LXB Leakage Current		are disabled, $V_{IN}$ = 5.5V, $V_{LXA}$ = 0V or 5.5V, all $V_{SBBx}$ = 4.0V	T <sub>A</sub> = +85°C		±0.1		μΑ
Disabled Output		All SBB channels are disabled, active-discharge disabled (ADE_SBBx = 0), VSBBx = 4.0V, VLXB = 0V, VIN = VBST = 5.5V	T <sub>A</sub> = +25°C		0.05	1	
Leakage Current		All SBB channels are disabled, active-discharge disabled (ADE_SBBx = 0), VSBBx = 4.0V, VLXB = 0V, VIN = VBST = 5.5V	T <sub>A</sub> = +85°C		0.1		μΑ
Active Discharge Impedance	R <sub>AD_SBBx</sub>	All SBB channels are discharge enabled (A	•	80	140	260	Ω

### Electrical Characteristics—I<sup>2</sup>C Serial Interface

 $(V_{IN} = 3.7V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SDA AND SCL I/O STAG	E					1
SCL, SDA Input High Voltage	V <sub>IH</sub>	V <sub>IN</sub> = 3.7V, T <sub>A</sub> = +25°C	0.7 x V <sub>DD</sub>			V
SCL, SDA Input Low Voltage	$V_{IL}$	T <sub>A</sub> = +25°C			0.3 x V <sub>DD</sub>	V
SCL, SDA Input Hysteresis	V <sub>HYS</sub>	T <sub>A</sub> = +25°C		0.05 x V <sub>DD</sub>		V
SCL, SDA Input Leakage Current	lį	V <sub>SCL</sub> = V <sub>SDA</sub> = V <sub>DD</sub>	-1		+1	μΑ
SDA Output Low Voltage	V <sub>OL</sub>	Sinking 20mA			0.4	V
SCL, SDA Pin Capacitance	Cl			10		pF
Output Fall Time from V <sub>IH</sub> to V <sub>IL</sub>	t <sub>OF</sub>	( <u>Note 5</u> )			120	ns
I <sup>2</sup> C-COMPATIBLE INTER	RFACE TIMING (	STANDARD, FAST AND FAST-MODE PLU	S) (Note 5)			
Clock Frequency	f <sub>SCL</sub>		0		1000	kHz
Hold Time (REPEATED) START Condition	t <sub>HD_</sub> STA		0.26			μs
SCL Low Period	$t_{LOW}$		0.5			μs
SCL High Period	tHIGH		0.26			μs
Setup Time REPEATED START Condition	t <sub>SU_STA</sub>		0.26			μs
Data Hold Time	t <sub>HD_DAT</sub>		0			μs
Data Setup Time	tsu_dat		50			ns
Setup Time for STOP Condition	t <sub>SU_STO</sub>		0.26			μs
Bus Free Time between STOP and START Condition	t <sub>BUF</sub>		0.5			μs
Pulse Width of Suppressed Spikes	t <sub>SP</sub>	Maximum pulse width of spikes that must be suppressed by the input filter			50	ns
I <sup>2</sup> C-COMPATIBLE INTER	FACE TIMING (	HIGH-SPEED MODE, CB = 100pF) (Note 5	)			
Clock Frequency	$f_{SCL}$				3.4	MHz
Setup Time REPEATED START Condition	t <sub>SU_STA</sub>		160			ns
Hold Time (REPEATED) START Condition	t <sub>HD_STA</sub>		160			ns
SCL Low Period	$t_{LOW}$		160			ns
SCL High Period	tHIGH		60			ns
Data Setup Time	tsu_dat		10			ns

### Electrical Characteristics—I<sup>2</sup>C Serial Interface (continued)


 $(V_{IN} = 3.7V, limits are 100\% production tested at T_A = +25°C, limits over the operating temperature range (T_A = -40°C to +85°C) are guaranteed by design and characterization, unless otherwise noted.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Data Hold Time	t <sub>HD_DAT</sub>		0		70	ns
SCL Rise Time	t <sub>rCL</sub>	T <sub>A</sub> = +25°C	10		40	ns
Rise Time of SCL Signal After REPEATED START Condition and After Acknowledge Bit	<sup>t</sup> rCL1	T <sub>A</sub> = +25°C	10		80	ns
SCL Fall Time	t <sub>fCL</sub>	T <sub>A</sub> = +25°C	10		40	ns
SDA Rise Time	$t_{rDA}$	T <sub>A</sub> = +25°C	10		80	ns
SDA Fall Time	t <sub>fDA</sub>	T <sub>A</sub> = +25°C	10		80	ns
Setup Time for STOP Condition	tsu_sto		160			ns
Bus Capacitance	C <sub>B</sub>				100	pF
Pulse Width of Suppressed Spikes	t <sub>SP</sub>	Maximum pulse width of spikes that must be suppressed by the input filter			10	ns
I <sup>2</sup> C-COMPATIBLE INTER	RFACE TIMING (	HIGH-SPEED MODE, CB = 400pF) (Note 5)				
Clock Frequency	f <sub>SCL</sub>				1.7	MHz
Setup Time REPEATED START Condition	tsu_sta		160			ns
Hold Time (REPEATED) START Condition	t <sub>HD_STA</sub>		160			ns
SCL Low Period	t <sub>LOW</sub>		320			ns
SCL High Period	tHIGH		120			ns
Data Setup Time	tsu_dat		10			ns
Data Hold Time	t <sub>HD_DAT</sub>		0		150	ns
SCL Rise Time	t <sub>RCL</sub>	T <sub>A</sub> = +25°C	20		80	ns
Rise Time of SCL Signal After REPEATED START Condition and After Acknowledge Bit	<sup>t</sup> RCL1	T <sub>A</sub> = +25°C	20		160	ns
SCL Fall Time	t <sub>FCL</sub>	T <sub>A</sub> = +25°C	20		80	ns
SDA Rise Time	t <sub>RDA</sub>	T <sub>A</sub> = +25°C	20		160	ns
SDA Fall Time	t <sub>FDA</sub>	T <sub>A</sub> = +25°C	20		160	ns
Setup Time for STOP Condition	tsu_sto		160			ns
Bus Capacitance	C <sub>B</sub>				400	pF
Pulse Width of Suppressed Spikes	t <sub>SP</sub>	Maximum pulse width of spikes that must be suppressed by the input filter		10		ns

Note 5: Design guidance only. Not production tested.


#### **Typical Operating Characteristics**

(Typical Applications Circuit.  $V_{IN}$  = 3.7V,  $C_{SBBx}$  = 22 $\mu$ F, L = 1.5 $\mu$ H,  $T_A$  = +25 $^{\circ}$ C,  $V_{SBB0}$  = 1.8V,  $V_{SBB1}$  = 1.1V,  $V_{SBB2}$  = 0.7V,  $V_{SBB3}$  = 3.3V, unless otherwise noted.)




#### **Typical Operating Characteristics (continued)**

(Typical Applications Circuit.  $V_{IN}$  = 3.7V,  $C_{SBBx}$  = 22 $\mu$ F, L = 1.5 $\mu$ H,  $T_A$  = +25 $^{\circ}$ C,  $V_{SBB0}$  = 1.8V,  $V_{SBB1}$  = 1.1V,  $V_{SBB2}$  = 0.7V,  $V_{SBB3}$  = 3.3V, unless otherwise noted.)




#### **Typical Operating Characteristics (continued)**


(Typical Applications Circuit.  $V_{IN}$  = 3.7V,  $C_{SBBx}$  = 22 $\mu$ F, L = 1.5 $\mu$ H,  $T_A$  = +25 $^{\circ}$ C,  $V_{SBB0}$  = 1.8V,  $V_{SBB1}$  = 1.1V,  $V_{SBB2}$  = 0.7V,  $V_{SBB3}$  = 3.3V, unless otherwise noted.)





#### **Typical Operating Characteristics (continued)**


(Typical Applications Circuit.  $V_{IN}$  = 3.7V,  $C_{SBBx}$  = 22 $\mu$ F, L = 1.5 $\mu$ H,  $T_A$  = +25 $^{\circ}$ C,  $V_{SBB0}$  = 1.8V,  $V_{SBB1}$  = 1.1V,  $V_{SBB2}$  = 0.7V,  $V_{SBB3}$  = 3.3V, unless otherwise noted.)


















### **Pin Configuration**

#### **MAX77655**



### **Pin Description**

PIN	NAME	FUNCTION	TYPE
TOP LEVEL	•		•
C2	nEN	Active-Low Enable Input. $\overline{EN}$ supports push-button, slide-switch, or logic configurations. If not used, connect nEN to IN.	Digital Input
B2	nIRQ	Active-Low, Open-Drain Interrupt Pin. Connect a 100kΩ pullup resistor to nIRQ.	Digital Output
B1	SCL	I <sup>2</sup> C Clock	Digital Input
C1	SDA	I <sup>2</sup> C Data	Digital I/O
D1	IN	Input Voltage Connection. Bypass to GND with a 22µF ceramic capacitor.	Power Input
A1	GND	Quiet Ground. Connect GND to PGND and the low-impedance ground plane of the PCB.	Ground
A2	V <sub>DD</sub>	Device Power Input. Connect to PVDD.	Power Input
D4	PVDD	1.8V Internal Supply. Bypass this pin with a $10\mu F$ ceramic capacitor and connect to $V_{DD}$ . Do not connect anything else to this pin. If pullup resistors must be connected to PVDD, ensure on the layout the connection points are as close as possible to the capacitor and not the pin. See the <u>PCB Layout Guide</u> section for more details.	Power Output
SIMO BUCK-E	вооѕт		
А3	SBB0	SIMO Buck-Boost Output 0. SBB0 is the power output for channel 0 of the SIMO buck-boost. Bypass SBB0 to PGND with a 22µF ceramic capacitor. If not used, see the <i>Unused Outputs</i> section.	
A4	SBB1	SIMO Buck-Boost Output 1. SBB1 is the power output for channel 1 of the SIMO buck-boost. Bypass SBB1 to PGND with a 22µF ceramic capacitor. If not used, see the <u>Unused Outputs</u> section.	

### **Pin Description (continued)**

PIN	NAME	FUNCTION	TYPE
B4	SBB2	SIMO Buck-Boost Output 2. SBB2 is the power output for channel 2 of the SIMO buck-boost. Bypass SBB2 to PGND with a 22µF ceramic capacitor. If not used, see the <i>Unused Outputs</i> section.	Power Output
C4	SBB3	SIMO Buck-Boost Output 3. SBB3 is the power output for channel 3 of the SIMO buck-boost. Bypass SBB3 to PGND with a 22µF ceramic capacitor. If not used, see the <i>Unused Outputs</i> section.	Power Output
В3	BST	SIMO Power Input for the High-Side Output NMOS Drivers. Connect a 10nF ceramic capacitor between BST and LXB.	Power Input
C3	LXB	Switching Node B. LXB is driven between PGND and SBBx when SBBx is enabled. LXB is driven to PGND when all SIMO channels are disabled.	Power I/O
D2	LXA	Switching Node A. LXA is driven between PGND and IN when any SIMO channel is enabled. LXA is driven to PGND when all SIMO channels are disabled.	Power I/O
D3	PGND	Power Ground for the SIMO Low-Side FETs. Connect PGND to GND, and the low-impedance ground plane of the PCB.	Ground

#### **Detailed Description**

The MAX77655 provides a power management solution for low-power applications. A single-inductor, multiple output (SIMO) buck-boost regulator efficiently provides four independently programmable power rails (see <u>Table 1</u>).

A bidirectional I<sup>2</sup>C serial interface allows for configuring and checking the status of the device. An internal on/off controller provides power sequencing and supervisory functionality for the device.

**Table 1. Regulator Summary** 

REGULATOR NAME	REGULATOR TOPOLOGY	MAXIMUM I <sub>OUT</sub> (mA)	V <sub>IN</sub> RANGE (V)	MAX77655 V <sub>OUT</sub> RANGE/ RESOLUTION
SBB0	SIMO	Up to 700*	2.5 to 5.5	0.5V to 4.0V in 25mV steps
SBB1	SIMO	Up to 700*	2.5 to 5.5	0.5V to 4.0V in 25mV steps
SBB2	SIMO	Up to 700*	2.5 to 5.5	0.5V to 4.0V in 25mV steps
SBB3	SIMO	Up to 700*	2.5 to 5.5	0.5V to 4.0V in 25mV steps

<sup>\*</sup>Shared capacity with other SBBx channels. See the SIMO Supported Output Current section for more information.

#### **Part Number Decoding**

The MAX77655 has different one-time programmable (OTP) options and variants to support a variety of applications. The OTP options set default settings such as output voltage. See <u>Figure 1</u> for how to identify these. <u>Table 2</u> lists all available OTP options. Refer to <u>Maxim Integrated Naming Convention</u> for more details.




Figure 1. Part Number Decode

**Table 2. OTP Options Table** 

			OTP LETTER AND SETTINGS
BLOCK	BIT FIELD NAME	SETTING NAME	A
	CID[7:0]	OTP Identifier	0x2
	PU_DIS	Pullup Disable	Disabled
Global	BIAS_LPM	Bias Power Mode	LPM
Global	MRT	Manual Reset Time	8s
	nEN_MODE	nEN Mode	Logic
	DBEN_nEN	nEN Debounce Time	100µs
	DRV_SBB[1:0]	Drive Strength	Fastest
	TV_SBB0[7:0]	SBB0 V <sub>OUT</sub>	1.800V
	ADE_SBB0	Active-Discharge Resistor Enable	Enabled
-	EN_SBB0[2:0]	SBB0 Enable Control	FPS Slot 2
	TV_SBB1[7:0]	SBB1 V <sub>OUT</sub>	1.100V
	ADE_SBB1	Active-Discharge Resistor Enable	Enabled
SIMO	EN_SBB1[2:0]	SBB1 Enable Control	FPS Slot 1
	TV_SBB2[7:0]	SBB2 V <sub>OUT</sub>	0.700V
	ADE_SBB2	Active-Discharge Resistor Enable	Enabled
	EN_SBB2[2:0]	SBB2 Enable Control	FPS Slot 0
	TV_SBB3[7:0]	SBB3 V <sub>OUT</sub>	3.300V
	ADE_SBB3	Active-Discharge Resistor Enable	Enabled
	EN_SBB3[2:0]	SBB3 Enable Control	FPS Slot 3

#### **Support Materials**

The following support materials are available for this device:

- MAX77655 <u>Register Map</u>: Full table of registers that can be read from or written to by I<sup>2</sup>C.
- MAX77655 <u>Programmer's Guide</u>: Basic software implementation advice.
- MAX77655 <u>SIMO Calculator</u>: Tool to determine if a given set of voltages and currents are supported. The tool can be found under Design Resources in the product web page.

#### **Top-Level Interconnect Simplified Diagram**

<u>Figure 2</u> shows the same major blocks as the <u>Typical Applications Circuit</u> with an increased emphasis on the routing between each block. This diagram is intended to familiarize the user with the landscape of the device. Many of the details associated with these signals are discussed throughout the data sheet. At this stage of the data sheet, note the addition of the main bias and clock block that are not shown in the <u>Typical Applications Circuit</u>. The main bias and clock block provides voltage, current, and clock references for other blocks as well as many resources for the top-level digital control.




Figure 2. Top-Level Interconnect Simplified Diagram

#### **Detailed Description—Global Resources**

The global resources encompass a set of circuits that serve the entire device and ensure safe, consistent, and reliable operation.

#### **Features and Benefits**

- Voltage Monitors
  - IN power-on-reset (POR) comparator generates a reset signal upon power-up
  - IN undervoltage ensures repeatable behavior when power is applied to and removed from the device
  - IN overvoltage monitor inhibits operation with overvoltage power sources to ensure reliability in faulty environments
- Thermal Monitors
  - +145°C junction temperature shutdown
- Manual Reset
  - 8s or 16s period
- Wake-up Events
  - · nEN input assertion
- Interrupt Handler
  - · All interrupts are maskable
- Push-Button/Slide-Switch/Logic On-Key (nEN)
  - Configurable push-button/slide-switch/logic functionality
  - 100µs or 30ms debounce timer interfaces directly with mechanical switches
- On/Off Controller
  - · Startup/Shutdown sequencing
  - · Programmable sequencing slots
- nIRQ Digital Output for Interrupts

#### **Voltage Monitors**

The device monitors the input voltage  $(V_{IN})$  to ensure proper operation using three comparators (POR, UVLO, and OVLO). These comparators include hysteresis to prevent their outputs from toggling between states during noisy system transitions.

#### **IN POR Comparator**

The IN POR comparator monitors  $V_{IN}$  and generates a power-on reset signal (POR). When  $V_{IN}$  is below  $V_{POR}$ , the device is held in reset (RST = 1, POR = 1). When  $V_{IN}$  rises above  $V_{POR}$ , the device enters shutdown state (RST = 1, POR = 0). See <u>Figure 6</u> and <u>Table 3</u> for more details.

#### **IN Undervoltage Lockout Comparator**

The IN undervoltage lockout (UVLO) comparator monitors  $V_{IN}$  and generates an INUVLO signal when the  $V_{IN}$  falls below the UVLO threshold. The INUVLO signal is provided to the top-level digital controller. See <u>Figure 6</u> and <u>Table 3</u> for additional information regarding the UVLO comparator:

- When the device is in the Shutdown state, the UVLO comparator is disabled.
- When transitioning out of the Shutdown state, the UVLO comparator is enabled allowing the device to check for sufficient input voltage. If V<sub>IN</sub> is above the UVLO rising threshold and a wake-up signal is received, the device can transition to the Resource On state; otherwise, the device transitions back to the Shutdown state.

#### **IN Overvoltage Lockout Comparator**

The device is rated for 5.5V maximum operating voltage ( $V_{IN}$ ) with an absolute maximum input voltage of 6.0V. An overvoltage lockout monitor increases the robustness of the device by inhibiting operation when the supply voltage is greater than  $V_{INOVLO}$ . See <u>Figure 6</u> and <u>Table 3</u> for additional information regarding the OVLO comparator:

• When the device is in the Shutdown state, the OVLO comparator is disabled.

#### **Thermal Monitors**

The MAX77655 has three global on-chip thermal sensors:

- Junction Temperature Alarm 1 → 90°C
- Junction Temperature Alarm 2 → 120°C
- Junction Temperature Shutdown → 145°C

The junction temperature alarms have maskable rising interrupts as well as status bits (see the <u>Register Map</u> section for more information). Unmasking these thermal alarms is recommended for all systems. If the first alarm is triggered, the system software should attempt to lower system power dissipation. If the second alarm is triggered, then attempts to lower the power dissipation were unsuccessful and the system software should turn the device off. Finally, if the junction temperature rises to junction temperature shutdown, then the MAX77655 sets the ERCFLAG.TOVLD bit and automatically turns itself off.

After a junction temperature shutdown event, the system can be enabled again. The system software can read the ERCFLAG register during initialization to see ERCFLAG.TOVLD = 1 and log that an extreme thermal event has occurred.

#### Thermal Shutdown

The MAX77655 has on-chip thermal sensors to monitor thermal overloads. The thermal overload alarm generates a TOVLD signal when the junction temperature exceeds +145°C (T<sub>JOVLD</sub>). The on/off controller provides TOVLD. When TOVLD is asserted, the on/off controller forces system reset which disables all functions of the MAX77655. Once all functions are disabled, a wake-up event is required to turn the MAX77655 on again. In the event that a wake-up event turns the MAX77655 on when the junction temperature is still above +145°C, the MAX77655's on/off controller promptly forces system reset which disables all functions again. The thermal monitoring function is sampled in low-power mode to save quiescent current. The host can check if a temperature overload occurred by reading the ERCFLAG.TOLVD flag.

#### **Chip Identification**

Different one-time programmable (OTP) variants of the MAX77655 offer different settings such as settings for default output voltages or power sequencing. These OTP variants are identified by the Chip Identification number, which can be read in the CID register.

#### **nEN Enable Input**

The nEN is an active-low, internally debounced digital input that typically comes from the system's on-key. The debounce time is programmable with CNFG\_GLBL\_A.DBEN\_nEN. The primary purpose of this input is to generate a wake-up signal for the PMIC, turning on the regulators. Maskable rising/falling interrupts are available for nEN (INTM\_GLBL.nEN\_R and INTM\_GLBL.nEN\_F) for alternate functionality.

The nEN input can be configured to work with a push-button (CNFG\_GLBL\_A.nEN\_MODE[1:0] = 0x0), a slide-switch (CNFG\_GLBL\_A.nEN\_MODE[1:0] = 0x1), or a logic output of an external device (CNFG\_GLBL\_A.nEN\_MODE[1:0] = 0x2). See <u>Figure 3</u> for more information. In both push-button mode and slide-switch mode, the on/off controller looks for a falling edge on the nEN input to initiate a power-up sequence. In logic mode, the on/off controller initiates a power-up or power-down sequence depending on the nEN value. There is no debouncing for logic mode.

#### nEN Manual Reset

The nEN works as a manual reset input when the on/off controller is in the "Resource On" state. The manual reset function is useful for forcing a power-down in case communication with the processor fails. When nEN is configured for push-button mode and the input is asserted (nEN = LOW) for an extended period ( $t_{MRST}$ ), the on/off controller initiates a power-down sequence and goes to shutdown mode. When nEN is configured for slide-switch mode and the input is deasserted (nEN = HIGH) for an extended period ( $t_{MRST}$ ), the on/off controller initiates a power-down sequence and goes to shutdown mode. Logic mode does not depend on a manual reset time ( $t_{MRST}$ ), so when nEN is pulled high, the on/off controller initiates a power-down sequence and goes to shutdown mode. In all modes, the ERCFLAG.MRST flag sets to indicate a reset occurred.

#### nEN Triple-Functionality: Push-Button vs. Slide-Switch vs. Logic

The nEN digital input can be configured to work with a push-button switch, a slide-switch, or a logic output. <u>Figure 3</u> shows nEN's triple functionality for power-on sequencing and manual reset.




Figure 3. nEN Usage Timing Diagram

#### **Debounced Input**

The nEN is debounced on both rising and falling edges to reject undesired transitions. The input must be at a stable logic level for the entire debounce period for the output to change its logic state. Figure 4 shows an example timing diagram for the nEN debounce.




Figure 4. Debounced Input

#### nEN Internal Pullup Resistors to VIN

The nEN logic thresholds are referenced to  $V_{IN}$ . There is an internal pullup resistor between nEN and  $V_{IN}$  ( $R_{nEN\_PU}$ ), which can be enabled by setting CNFG\_GLBL\_A.PU\_DIS = 0. See <u>Figure 5</u>. While enabled, the pullup value is approximately  $200k\Omega$ . While PU\_DIS = 1, the nEN node has high impedance.

Applications using a slide-switch on-key or push-pull digital output connected to nEN can reduce quiescent current consumption by disabling the pullup resistor. Applications using normally-open, momentary, and push-button on-keys (as shown in <u>Figure 5</u>) can use the internal resistor to avoid external components.




Figure 5. nEN Pullup Resistor Configuration

#### Interrupts (nIRQ)

Several status, interrupt, and interrupt mask registers monitor key information and update when an interrupt event has occurred. See the *Register Map* section for a comprehensive list of all interrupt bits and status registers.

Depending on OTP, some or all interrupts are masked by default. Initialization software should unmask interrupts of interest.

#### MAX77655

## Low I<sub>Q</sub> SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

The nIRQ is an active-low, open-drain output typically routed to a processor's interrupt input for triggering off interrupt events. When any unmasked interrupt occurs, this pin is asserted (LOW). A pullup resistor is required for this signal, and is typically found inside the host processor. If one is unavailable, a board-mounted pullup resistor is required.

#### On/Off Controller

The on/off controller monitors multiple power-up (wake-up) and power-down (shutdown) conditions to enable or disable resources that are necessary for the system and its processor to move between its operating modes.

Many systems have one power management controller and one processor and rely on the on/off controller to be the master controller. In this case, the on/off controller receives the wake-up events and enables some or all of the regulators in order to power up a processor. That processor then manages the system. To conceptualize this operation, see <u>Figure 6</u> and <u>Table 3</u>. A typical path through the on/off controller during power-up is:

- 1. Apply power to IN and start in the Shutdown state.
- 2. Press the system's on-key (nEN = LOW) and follow transitions 2, 3A, and 4 to the Resource On state.
- 3. The device performs its desired functions in the Resource On state. When a manual reset occurs, the device follows transitions 5A, 6, and 10 to the Shutdown state.

Some systems have several power management blocks, a main processor, and subprocessors. These systems can use this device as a subpower management block for a peripheral portion of circuitry as long as there is an I<sup>2</sup>C port available from a higher level processor. To conceptualize this slave operation, see <u>Figure 6</u> and <u>Table 3</u>. Optionally, to avoid delay from debouncing the nEN pin, systems should use the MAX77655 with nEN configured to be in logic mode (CNFG\_GLBL\_A.nEN\_MODE[1:0] = 0b10) by OTP. A typical path through the on/off controller used in this way is:

- 1. Apply power to IN and start in the Shutdown state.
- 2. When the higher level processor wants to turn on this device's resources, it pulls nEN LOW to follow transitions 2, 3A, and 4 to the Resource On state.
- 3. The higher level processor can control this device's resources with I<sup>2</sup>C commands (e.g., turn on/off regulators).
- 4. When the higher level processor is ready to turn this device off, it turns off everything through the I<sup>2</sup>C either with a software command (CNFG\_GLBL\_B.SFT\_CTRL[1:0]) or pulling nEN high to transition along paths 5A, 6, and 10 to the Shutdown state.
- 5. If the higher level processor wants to power down outputs on the FPS but keep the bias enabled (for I<sup>2</sup>C communication), it sends a SFT\_STBY command (CNFG\_GLBL\_B.SFT\_CTRL[1:0] = 0x3) to transition along paths 5B and 6 to the Standby state.
- 6. Afterward, to exit standby state, the processor sends a SFT\_EXIT\_STBY command (CNFG\_GLBL\_B.SFT\_CTRL[1:0] = 0x4) to transition along path 7 back to the wake-up action, eventually going back to the Resource On state.

#### Top Level On/Off Controller




Figure 6. On/Off Controller State Diagram

#### Table 3. On/Off Controller Transition/State

TRANSITION/STATE	CONDITION		
0	IN voltage is below the POR threshold (V <sub>IN</sub> < V <sub>POR</sub> )		
1	IN voltage is above the POR threshold (V <sub>IN</sub> > V <sub>POR</sub> )		
SHUTDOWN	The device is waiting for a wake-up signal to enable the main bias circuits. • This is the lowest current state of the device ( $I_Q \sim 0.3 \mu A$ ) • Main bias circuits and $I^2C$ are off. POR comparator is on • The ERCFLAG register value is preserved		
2	A wake-up signal is received.  A debounced on-key (nEN) falling edge is detected (push-button or slide-switch mode) OR  nEN is LOW (logic mode) OR  Internal wake-up flag is set due to cold reset command		
3A	No faults detected. In the ERCFLAG register: UVLO = 0, OVLO = 0, TOVLD = 0.		

Table 3. On/Off Controller Transition/State (continued)

TRANSITION/STATE	CONDITION
3В	Fault detected:  System overtemperature lockout (T <sub>J</sub> > T <sub>OTLO</sub> ) <b>OR</b> System undervoltage lockout (V <sub>IN</sub> < V <sub>INUVLO</sub> + V <sub>INUV</sub>
4	Power-up sequence complete
RESOURCE ON	Flexible power sequence (FPS) went through power-up and I <sup>2</sup> C is on. The main bias circuits are enabled.
5A	Request to power-down received.  Software cold reset (CNFG_GLBL_B.SFT_CTRL[1:0] = 0b01) occurred <b>OR</b> Software power off (CNFG_GLBL_B.SFT_CTRL[1:0] = 0b10) occurred <b>OR</b> Manual reset occurred
5B	I <sup>2</sup> C command SFT_STBY received to enter standby mode
STANDBY	The device is waiting for a wake-up signal to restart.  SIMO channels on the flexible power sequencer (FPS) are off.  SIMO channels that were forced on (CNFG_SBBx_B.EN_SBBx[2:0] = 0x6 or 0x7) stay on  The main bias circuits are enabled, and I <sup>2</sup> C is on.  Main bias circuits are in low-power mode if CNFG_GLBL_A.BIAS_LPM = 1.
6	Power-down sequence is finished
7	Wake-up signal received.  • A debounced on-key (nEN) falling edge is detected (push-button mode) <b>OR</b> • I <sup>2</sup> C wake-up command SFT_EXIT_STBY received <b>OR</b> • Manual reset occurred
8	<ul> <li>System overtemperature lockout (T<sub>J</sub> &gt; T<sub>OTLO</sub>) OR</li> <li>System undervoltage lockout (V<sub>IN</sub> &lt; V<sub>INUVLO</sub>) OR</li> <li>System overvoltage lockout (V<sub>IN</sub> &gt; V<sub>INOVLO</sub>)</li> </ul>
9	Immediate shutdown is finished
10	Bias is disabled
11	nEN is HIGH (logic mode)

#### **Internal Wake-Up Flags**

After transitioning to the shutdown state because of a reset, to allow the device to power-up again, internal wake-up flags are set to remember the wake-up request. In <u>Figure 6</u> and <u>Table 3</u>, these internal wake-up flags trigger transition 2. The internal wake-up flags are set when any of the following happen:

- While in push-button or slide-switch mode, nEN is debounced (see the <u>nEN Enable Input</u> section)
  - · For example, after a push-button is pressed or a slide-switch is switched to HIGH
- While in logic mode, nEN is LOW (see the <u>nEN Enable Input</u> section)
- Software Cold Reset command sent (CNFG\_GLBL.SFT\_CTRL[1:0] = 0b01)

#### **On/Off Controller Actions**




Figure 7. On/Off Controller Actions

#### Flexible Power Sequencer

The flexible power sequencer (FPS) allows resources to power up under hardware or software control. Additionally, each resource can power up independently or among a group of other regulators with adjustable power-up and power-down slots (sequencing). Figure 8 shows four resources powering up under the control of the flexible power sequencer.

The flexible sequencing structure consists of one master sequencing timer and four slave resources (SBB0, SBB1, SBB2 and SBB3). When the FPS is enabled, a master timer generates four sequencing events for device power-up and power-down.

Therefore, the power-down sequence has a total delay up to 195.24ms ( $60ms + 4 \times 2.56ms$  power-down slot delays + 125ms output discharge delay). If issuing the Software Cold Reset (CNFG\_GLBL\_A.SFT\_CTRL[1:0]), wait more than 200ms before issuing additional commands through the  $I^2C$ .




Figure 8. Flexible Power Sequencer Basic Timing Diagram

#### Startup Timing Diagram Due to nEN




Figure 9. Startup Timing Diagram Due to nEN

#### **Applications Information**

#### LPM vs. NPM

In low-power mode, the MAX77655 draws less quiescent current by sampling various signals instead of continuously monitoring them. The trade-off is higher output voltage ripple and slower transient response.

#### Things to Avoid

The following sections describe use cases to avoid to ensure the MAX77655 operates without faults.

#### Switching from LPM to NPM

Avoid switching from low-power mode to normal-power mode (writing CNFG\_GLBL\_A.BIAS\_LPM from 1 to 0). If switching from low-power mode to normal-power mode, the device may shut down from PVDD drooping below V<sub>POR</sub>. Switching from normal-power mode to low-power mode is okay.

#### **Detailed Description—SIMO Buck-Boost**

The device has a single-inductor, multiple-output (SIMO) buck-boost DC-to-DC converter designed for applications emphasizing low quiescent current and small solution size. A single inductor is used to regulate four separate outputs, saving board space while delivering total system efficiency better than equivalent power solutions using one buck and linear regulators.

For battery applications, the SIMO configuration utilizes the entire battery voltage range due to its ability to create output voltages that are above, below, or equal to the input voltage.

#### **SIMO Features and Benefits**

- Four Output Channels
- Ideal for Low-Power Designs
  - Delivers > 700mA at 1.8V Output from a 3.7V Input
  - ±2% Accurate Output Voltage
- Small Solution Size
  - Multiple Outputs from a Single Inductor
  - Small 22µF (0603) Output Capacitors
- Flexible and Easy to Use
  - Automatic Transitions Between Buck, Buck-Boost, and Boost Operating Modes
  - · Programmable, On-Chip Active Discharge
- Long Battery Life
  - · High Efficiency, 90% Efficiency at 1.8V Output
  - Better Total System Efficiency than a Discrete Buck + LDOs Solution
  - Low Quiescent Current: 0.3µA Typical for Each Additional Output in Low-Power Mode
  - Low Input Operating Voltage: 2.5V Minimum for Optimal Operation

#### **SIMO Simplified Block Diagram**




Figure 10. SIMO Simple Block Diagram

#### **Inductor Valley Current**

The MAX77655 regulates inductor valley current or the lowest point in an inductor current cycle. Under light loads, in which inductor valley current is 0A, the SIMO regulator operates in discontinuous conduction mode (DCM). If DCM delivers insufficient energy to maintain any output voltage, the regulator switches to continuous conduction mode, raising valley current above 0A. As load current increases, the valley current also increases in discrete steps. Figure 11 below demonstrates how it increases or decreases with changing load current.




Figure 11. Valley Current Control with Changing Load Current

See the *Typical Operating Characteristics* section for examples.

#### SIMO Control Scheme

The SIMO buck-boost is designed to service multiple outputs simultaneously. A proprietary controller ensures that all outputs are serviced in a timely manner, even while multiple outputs are contending for the energy stored in the inductor. When no regulator needs service and low-power mode is enabled, the state machine rests in a low-power rest state.

#### **Drive Strength**

The SIMO regulator's drive strength for its internal power MOSFETs is adjustable using the CNFG\_SBB\_TOP.DRV\_SBB[1:0] bit field. Faster drive strength results in higher efficiency but requires stricter layout rules or shielding to avoid additional EMI. Slower settings limit EMI in non-ideal settings (e.g., contained layout, antennae adjacent to the device, etc.) but lower efficiency. Change the drive strength only once during system initialization.

#### **SIMO Channel Operating Mode**

Each SIMO channel can individually operate in one of three modes (buck, buck-boost, or boost) depending on the output voltage to input voltage ratio. The operating mode is automatically chosen based on the  $V_{SBBx}/V_{IN}$  ratio as shown in Table 4.

#### **Table 4. SIMO Operating Mode Thresholds**

OPERATING MODE	OUTPUT VOLTAGE TO INPUT VOLTAGE RATIO RANGE		
Buck Mode	$V_{SBBx}/V_{IN} < 0.6$		
Buck-Boost Mode	0.6 < V <sub>SBBx</sub> /V <sub>IN</sub> < 1.25		
Boost Mode	1.25 < V <sub>SBBx</sub> /V <sub>IN</sub>		

#### **Examples**

Given IN = 3.1V, SBB0 = 1.8V, SBB1 = 4.0V, SBB2 = 0.7V, and SBB3 = 3.3V, the operating mode for each channel is shown in Table 5.

#### **Table 5. Operating Mode Examples**

	VOLTAGE (V)	SBBx/IN RATIO	OPERATING MODE	
SBB0	1.8	0.581	Buck	
SBB1	4.0	1.290	Boost	
SBB2	0.7	0.226	Buck	
SBB3	3.3	1.064	Buck-Boost	

#### **Buck Mode**

When an output needs service, switch M3\_x remains closed and M4 remains open (see <u>Figure 10</u>). M1 and M2 are toggled as in a traditional buck converter. That is, M1 is closed and M2 is open to both deliver energy to the output and charge the inductor. Then M1 is open and M2 is closed to deliver energy stored in the inductor to the output.

#### **Buck-Boost Mode**

Unlike traditional buck-boost regulators, the SIMO regulator uses a three-state buck-boost control scheme. First, M1 and M4 are closed to charge the inductor. Then M4 is open and M3\_x is closed. This is similar to a buck regulator state, delivering energy to the output while continuing to charge the inductor. Finally, M1 is open and M2 is closed, delivering energy stored in the inductor to the output.

The second state improves efficiency in buck-boost mode compared to traditional control schemes.

#### **Boost Mode**

When an output needs service, switch M1 remains closed and M2 remains open. M3 x and M4 are toggled as in a traditional boost converter. That is, M3 x is open and M4 is closed to charge the inductor. Then, M3 x is closed and M4 is open to deliver energy to the output from both the input and the charged inductor.

#### Channel-to-Channel Switching

To lower output voltage ripple, the regulator might switch directly from one channel to another using a proprietary algorithm. During the transition from one channel to another, the LXB node is temporarily connected to ground.

#### SIMO Soft-Start

The soft-start feature of the SIMO limits inrush current during startup, achieved by limiting the slew rate of the output voltage during startup (dV/dt<sub>SS</sub>).

More output capacitance results in higher input current surges during startup. The following example and set of equations describe this phenomenon during startup.

The current into the output capacitor (I<sub>CSBB</sub>) during soft-start is:

$$I_{\text{CSBB}} = C_{\text{SBB}} \frac{\text{dV}}{\text{dt}_{\text{SS}}}$$
 (Equation 1)

where:

- C<sub>SBB</sub> is the capacitance on the output of the regulator
- dV/dt<sub>SS</sub> is the voltage change rate of the output

The input current (I<sub>IN</sub>) during soft-start is:

$$I_{\text{IN}} = \frac{\left(I_{\text{CSBB}} + I_{\text{LOAD}}\right)^{V_{\text{SBBx}}}}{\xi}$$
 (Equation 2) where:

- I<sub>CSBB</sub> is from equation 1
- I<sub>LOAD</sub> is the current consumed from the external load
- V<sub>SBBx</sub> is the output voltage
- V<sub>IN</sub> is the input voltage
- ξ is the efficiency of the regulator

For example, given the following conditions, the peak input current (I<sub>IN</sub>) during soft-start is ~71mA:

#### Given:

- V<sub>IN</sub> = 3.5V
- V<sub>SBB2</sub> = 3.3V
- C<sub>SBB2</sub> = 22µF
- dV/dt<sub>SS</sub> = 2mV/μs
- $R_{LOAD2} = 330\Omega (I_{LOAD2} = 3.3V/330\Omega = 10mA)$
- $\xi = 86\%$

#### Calculation:

- I<sub>CSBB</sub> = 22μF x 2mV/μs (from Equation 1)
- $I_{CSBB} = 44mA$

• 
$$I_{IN} = \frac{(44\text{mA} + 10\text{mA})\frac{3.3V}{3.5V}}{0.86}$$
 (from Equation 1)

I<sub>IN</sub> ~ 59.2mA

#### SIMO Registers

The CNFG\_SBB\_TOP register controls all SIMO channels, modifying the drive strength (DRV\_SBB[1:0]). Each SIMO buck-boost channel has a dedicated register to program its target output voltage (CNFG\_SBBx\_A.TV\_SBBx[7:0]). Additional controls are available in the CNFG\_SBBx\_B register for enabling/disabling the active discharge resistors (ADE\_SBBx) and enabling/disabling the SIMO buck-boost channels (EN\_SBBx[2:0]). To monitor each channel in real-time for overload, read the STAT\_GLBL.SBBx\_S bits. To check if a channel was overloaded in the past, read the INT\_GLBL.SBBx\_F flags. Note that the interrupt flags are cleared upon reading.

For a full description of bits, registers, default values, and reset conditions, see the Register Map section.

#### **SIMO Active Discharge Resistance**

Each SIMO buck-boost channel has an active-discharge resistor (R<sub>AD\_SBBx</sub>) that is automatically enabled/disabled based on a CNFG\_SBbx\_B.ADE\_SBbx and the status of the SIMO regulator. The active discharge feature may be enabled (CNFG\_SBbx\_B.ADE\_SBbx = 1) or disabled (CNFG\_SBbx\_B.ADE\_SBbx = 0) independently for each SIMO channel. Enabling the active discharge feature helps ensure a complete and timely power down of all system peripherals. If the active-discharge resistor is enabled, then the active-discharge resistor is enabled whenever the device is in shutdown.

These resistors discharge the output when CNFG\_SBBx\_B.ADE\_SBBx = 1 and the respective SIMO channel is off. If the regulator is forced on through CNFG\_SBBx\_B.EN\_SBBx = 0b110 or 0b111, then the resistors do not discharge the output.

#### **Bootstrap Refresh**

The bootstrap capacitor (connected between the BST and LXB pins) is refreshed when one of the following conditions is true:

- The capacitor has not been refreshed for a predetermined amount of time.
- While switching among three channels to service each one, none of those switching states connected LXB to ground.

#### **Applications Information**

#### **SIMO Supported Output Current**

Maximum supported output current is limited by inductor valley current (see the <u>SIMO Continuous Conduction Mode</u> section). When the valley current is at its maximum value, channels enter overload condition, triggering their respective fault interrupt flags. While the absolute maximum valley current is 1.2A (eight valley steps), stay below 900mA (six valley steps) to avoid valley current occasionally reaching the absolute maximum.

In addition, if the average inductor current is above 700mA, ripple on the output channels can increase out of specifications.

To predict if a given set of conditions is supported, estimate the average inductor current and the maximum valley current the regulator experiences. Maxim provides a calculator (see the <u>Support Materials</u> section) for convenience. <u>Table 6</u> shows some example results using the calculator.

**Table 6. SIMO Supported Output Current for Common Applications** 

PARAMETERS	EXAMPLE 1	EXAMPLE 2	EXAMPLE 3	EXAMPLE 4	EXAMPLE 5
V <sub>IN</sub>	2.7V	4.0V	3.7V	3.7V	5.0V
SBB0	1.8V at 100mA	1.8V at 30mA	1.8V at 100mA	1.8V at 300mA	1.8V at 150mA
SBB1	3.3V at 200mA	3.3V at 200mA	1.1V at 120mA	1.2V at 100mA	1.2V at 70mA
SBB2	0.5V at 250mA	4.0V at 100mA	0.7V at 200mA	3.2V at 20mA	0.85V at 100mA
SBB3	4.0V at 50mA	4.0V at 100mA	3.3V at 80mA	2.85V at 100mA	2.0V at 80mA
Maximum I <sub>L,average</sub>	842mA	696mA	550mA	597mA	400mA
Maximum I <sub>L,valley</sub>	750mA	600mA	450mA	450mA	300mA
Overloaded?	No	No	No	No	No
Higher ripple?	Yes	No	No	No	No

To manually estimate average inductor current, first estimate the average inductor current for each channel using the following equations:

$$I_{L\_avg} = \begin{pmatrix} I_{out} & , \frac{V_{SBBx}}{V_{IN}} < 0.6 & (BuckMode) \\ \frac{3}{2} \times I_{out} & , 0.6 \le \frac{V_{SBBx}}{V_{IN}} \le 1.25 & (Buck-BoostMode) \\ I_{out} \times \frac{V_{SBBx}}{V_{IN} \times \eta} & , \frac{V_{SBBx}}{V_{IN}} > 1.25 & (BoostMode) \end{pmatrix}$$
(Equation 3)

where  $\eta$  is efficiency (see the <u>Typical Operating Characteristics</u> section for efficiency values). The sum of the average currents is the expected maximum, average inductor current. Then, using the total average inductor current, estimate the number of valley current steps with the following equation:

$$I_{\text{L\_valley\_steps}} = \frac{I_{\text{L\_avg}}}{I_{\text{valley\_step}}}$$
 (Equation 4)

where I<sub>valley\_step</sub> is 150mA. If the number of steps is above the previously mentioned maximum value (8), the regulator is overloaded. If the average inductor current is above 700mA, expect higher output voltage ripple.

#### **Overload**

While in overload condition, the output voltage can drop for any channel. A host controller can detect which channels are "overloaded" by reading either the status bits (STAT\_GLBL.SBBx\_S) or the interrupt bits (INT\_GLBL.SBBx\_F), where x is the channel number. Status bits convey the current state of the channel while interrupt bits indicate if a channel had entered overload in the past. If the status bit indicates a channel is overloaded, its output voltage is most likely out of regulation.

#### **Inductor Selection**

Choose an inductance from 1.0µH to 2.2µH; 1.5µH inductors work best for most designs. Larger inductances transfer more energy to the output for each cycle and typically result in larger output voltage ripple and better efficiency. See the <u>Output Capacitor Selection</u> section for more information on how to size the output capacitor to control ripple.

Choose an inductor whose saturation current is above the worst case peak inductor current. For example, if the worst case occurs while drawing 700mA, the worst case peak inductor current is around 1.2A. For systems where the expected load currents are not well known, use an inductor with saturation current ≥ 2A.

Consider the DC-resistance (DCR), AC-resistance (ACR), and package size of the inductor. Typically, smaller sized inductors have larger DC and AC-resistance, reducing efficiency. Note that many inductor manufacturers have inductor families containing different versions of core material to balance trade-offs between DCR, ACR (i.e., core losses), and component cost.

#### **Input Capacitor Selection**

Choose the input bypass capacitance ( $C_{IN}$ ) to be at least  $10\mu F$ . Larger values of  $C_{IN}$  improve the decoupling for the SIMO regulator.

The C<sub>IN</sub> reduces the current peaks drawn from the battery or input power source during SIMO regulator operation and reduces switching noise in the system. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

To fully utilize the available input voltage range of the device (5.5V max), use a capacitor with a voltage rating of 6.3V at minimum.

### **Bootstrap Capacitor Selection**

Choose the bootstrap capacitance ( $C_{BST}$ ) to be 10nF. Smaller values of  $C_{BST}$  result in insufficient gate drive for M3. Larger values of  $C_{BST}$  (>100nF) have the potential to degrade the startup performance. Ceramic capacitors with 0201 or 0402 case size are recommended.

### **Output Capacitor Selection**

Choose each output bypass capacitance ( $C_{SBBX}$ ) based on the target output voltage ripple ( $\Delta V_{SBBX}$ ): typical value is 22 $\mu$ F. In addition, consider using at least 44 $\mu$ F for an individual channel if either the channel's output voltage is less than 1.5V or if the channel is lightly loaded while another channel is heavily loaded.

Larger values of  $C_{SBBx}$  improve the output voltage ripple but increase the input surge currents during soft-start and output voltage changes. The output voltage ripple is a function of the inductance (L), the output voltage ( $V_{SBBx}$ ), and the inductor current ripple ( $\Delta I_L$ ), which is typically 300mA to 500mA. See equation 5 to estimate the minimum effective capacitance for a given ripple, but always have at minimum  $10\mu F$ .

$$C_{\text{SBBx}} = \frac{\Delta I_L^2 \times L}{2 \times V_{\text{SBBx}} \times \Delta V_{\text{SBBx}}}$$
 (Equation 5)

Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients.

A capacitor's effective capacitance decreases with DC bias voltage. This effect is more pronounced with physically smaller capacitors. Due to this, it is possible for 0603 capacitors to perform well while 0402 capacitors of the same nominal capacitance performs poorly. Consider the effective output capacitance value after initial tolerance, bias voltage, aging, and temperature derating.

#### **PVDD** and **VDD** Capacitors

Always have a minimum of  $10\mu\text{F}$  capacitance near the PVDD pin. When PVDD and  $V_{DD}$  are connected with a short length trace,  $V_{DD}$  can share PVDD's capacitor. If they are not connected, place at minimum a  $1\mu\text{F}$  capacitor near the  $V_{DD}$  pin.

#### **Unused Outputs**

Do not leave unused outputs unconnected. If an output left unconnected is accidentally enabled, the charged inductor experiences an open circuit, and the output voltage soars above the absolute maximum rating, damaging the device. If an output is not used, do one of the following:

- 1. Disable the output (CNFG\_SBBx\_B.EN\_SBBx[2:0] = 0x4 or 0x5) and connect the output to ground. If an unused output is enabled by default or can be accidentally enabled, do one of the other recommendations instead.
- 2. Bypass the unused output with a 1µF capacitor to ground.
- Connect the unused output to IN or a different output channel if the unused output is programmed to a lower voltage. Since the output voltage is higher than the unused output, the regulator does not service the unused output even if it is unintentionally enabled.
  - Note that some OTP options have the active-discharge resistors enabled by default. Connecting an unused output to IN is not recommended if the active discharge is enabled by default. If connecting the unused output to a different channel, disable the active discharge resistor (CNFG\_SBBx\_B.ADE\_SBBx = 0) of the unused channel.

### **Snubbing Circuit**

To reduce peak voltage on LXB during switching events, add a snubbing circuit (3.9 $\Omega$  in series with 1.5nF) between LXB and PGND as shown in Figure 12.




Figure 12. LXB Snubbing Circuit

### **Output Voltage Ripple**

While the regulator is operating in CCM (inductor valley current is greater than 0A), the output voltage ripple for one channel is affected by other channels. For example, channels may droop lower in voltage while waiting for another channel to be serviced. In addition, while one or more channels are loaded with more than 300mA, other channels may occasionally have larger spikes in voltage ripple. Ripple also increases with output voltage.

Ripple is highest when there is heavy load on at least one channel while other channels have less load.

Assuming at least 300mA total load current and  $22\mu\text{F}$  of output capacitance, for channels whose output voltage is 2.5V or less, the occasional spike in voltage ripple can be up to 200mV while the average ripple is < 100mV. For channels whose output voltage is greater than 2.5V, the occasional spike in voltage ripple can be up to 300mV while the average ripple is < 120mV.

See the Output Capacitor Selection section for recommendations on how much output capacitance to use.

### **PCB Layout Guide**

### **Capacitors**

Place decoupling capacitors as close as possible to the IC such that connections from capacitor pads to pin and from capacitor pads to ground pins are short. Keeping the connections short lowers parasitic inductance and resistance, improving performance and shrinking the physical size of hot loops.

If connections to the capacitors are through vias, use multiple vias to minimize parasitics. Also, connect loads to the capacitor pads rather than the device pins.

#### Input Capacitor at IN

Minimize the parasitic inductance from PGND to input capacitor to IN to reduce ringing on the LXA voltage.

#### **Output Capacitors at SBBx**

The output capacitors experience large changes in current as the regulator charges and discharges the inductor. Minimize parasitic inductance from SBBx to output capacitor to PGND.

#### Inductor

Keep the inductor close to the IC to reduce trace resistance. However, prioritize any regulator input/output capacitors over the inductor. Use the appropriate trace width from LXA to inductor to LXB to support the worst case, peak inductor current (see the <u>Inductor Selection</u> section). Likewise, if there are vias in the path, use an appropriate number of vias to support the current.

#### **Ground Connections**

As the switching regulator charges and discharges the inductor, current flows from PGND to the input capacitor ground, from output capacitor ground to PGND, or from output capacitor ground to input capacitor ground. Therefore, use a wide, continuous copper plane to connect PGND to the capacitor grounds.

When connecting the GND and PGND pins together, ensure noise from the power ground does not enter the analog ground (where GND is connected). For example, assuming the ground pins are connected through a solid ground plane on an internal layer, one via connecting GND to the internal ground plane may be sufficient to protect GND from most of the noise in the power-ground plane. Likewise, if there are other higher current or noisy circuitry near this device, avoid connecting the GND pin directly to their grounds.

For more guidelines on grounding, visit <a href="https://www.maximintegrated.com/en/design/partners-and-technology/design-technology/ground-layout-board-designers.html">https://www.maximintegrated.com/en/design/partners-and-technology/design-technology/ground-layout-board-designers.html</a>.

### **Example PCB Layout**

Figure 13 shows an example layout.




Figure 13. PCB Top-Layer and Component Placement Example

# Low I<sub>Q</sub> SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

### Things to Avoid

The following sections describe use cases to avoid to ensure the MAX77655 operates without faults.

### Load Transient Between No Load and Heavy Load

Avoid load transients between no load and heavy load (e.g., 300mA). If this occurs while other channels are loaded, the channel experiencing the transient may droop out of regulation. Load transients starting from or ending at ~5mA instead of no load avoid this issue.

### Overload While in LPM

If CNFG\_GLBL\_A.BIAS\_LPM = 1,  $V_{IN}$  < 3.1V, and the regulator is in overload condition, the device may shut down due to PVDD drooping below  $V_{POR}$ .

## Detailed Description—I<sup>2</sup>C Serial Interface

### **General Description**

This device features a revision 3.0  $I^2C$ -compatible, 2-wire serial interface consisting of a bidirectional serial data line (SDA) and a serial clock line (SCL). This device acts as a slave-only device and depends on the master to generate the clock signal. The SCL clock rates from 0Hz to 3.4MHz are supported. The  $I^2C$  serial communication is an open-drain bus and therefore SDA and SCL require pullups. Optional resistors (24 $\Omega$ ) in series with SDA and SCL protect the device inputs from high-voltage spikes on the bus lines. Series resistors also minimize crosstalk and undershoot on bus signals. Figure 14 shows the functional diagram for the  $I^2C$  based communications controller. For additional information on  $I^2C$ , refer to the  $I^2C$  bus specification and user manual, which is available for free through the internet.

#### **Features**

- I<sup>2</sup>C Revision 3.0 Compatible Serial Communications Channel
- 0Hz to 100kHz (Standard Mode)
- 0Hz to 400kHz (Fast Mode)
- 0Hz to 1MHz (Fast-Mode Plus)
- 0Hz to 3.4MHz (High-Speed Mode)

### I<sup>2</sup>C Simplified Block Diagram




Figure 14. I<sup>2</sup>C Simplified Block Diagram

### I<sup>2</sup>C System Configuration

The I<sup>2</sup>C bus is a multimaster bus. The maximum number of devices that can attach to the bus is only limited by bus capacitance.

A device on the I<sup>2</sup>C bus that sends data to the bus is called a transmitter. A device that receives data from the bus is called a receiver. The device that initiates a data transfer and generates the SCL clock signals to control the data transfer is a master. Any device that is being addressed by the master is considered a slave. The I<sup>2</sup>C compatible interface operates as a slave on the I<sup>2</sup>C bus with transmit and receive capabilities.




Figure 15. I<sup>2</sup>C System Configuration

### I<sup>2</sup>C Interface Power

The  $I^2C$  interface derives its power from  $V_{DD}$ . Bypass the  $V_{DD}$  pin with a local  $1\mu F$  ceramic capacitor to ground.

### I<sup>2</sup>C Data Transfer

One data bit is transferred during each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high are control signals. See the <u>I<sup>2</sup>C Start and Stop Conditions</u> section. Each transmit sequence is framed by a START (S) condition and a STOP (P) condition. Each data packet is nine bits long: eight bits of data followed by the acknowledge bit. Data is transferred with the MSB first.

### I<sup>2</sup>C Start and Stop Conditions

When the serial interface is inactive, SDA and SCL idle high. A master device initiates communication by issuing a START condition. A START condition is a high-to-low transition on SDA with SCL high. A STOP condition is a low-to-high transition on SDA, while SCL is high. See Figure 16.

A START condition from the master signals the beginning of a transmission to a slave. The master terminates transmission by issuing a not-acknowledge followed by a STOP condition (see the <a href="#red-2">PC Acknowledge Bit</a> section for information on not-acknowledge). The STOP condition frees the bus. To issue a series of commands to the slave, the master can issue repeated start (Sr) commands instead of a STOP command to maintain control of the bus. In general, a repeated start command is functionally equivalent to a regular start command.




Figure 16. I<sup>2</sup>C Start and Stop Conditions

### I<sup>2</sup>C Acknowledge Bit

Both the I<sup>2</sup>C bus master and this device generate acknowledge bits when receiving data. The acknowledge bit is the last bit of each nine bit data packet. To generate an acknowledge (A), the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (ninth pulse) and keep it low during the high period of the clock pulse. See <u>Figure 17</u>. To generate a not-acknowledge (nA), the receiving device allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse and leaves it high during the high period of the clock pulse.

Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer occurs if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the bus master should reattempt communication at a later time.

This device issues an ACK for all register addresses in the possible address space even if the particular register does not exist.




Figure 17. Acknowledge Bit

### I<sup>2</sup>C Slave Address

The I<sup>2</sup>C controller implements 7-bit slave addressing. An I<sup>2</sup>C bus master initiates communication with the slave by issuing a START condition followed by the slave address. See <u>Figure 18</u>. The OTP address is factory programmable for one of two options. See <u>Table 7</u>. All slave addresses not mentioned in the <u>Table 7</u> are not acknowledged.

### Table 7. I<sup>2</sup>C Slave Address Options

ADDRESS	7-BIT SLAVE ADDRESS	8-BIT WRITE ADDRESS	8-BIT READ ADDRESS
Main Address (ADDR[1:0] = 0x0)*	0x40, 0b 100 0000	0x80, 0b 1000 0000	0x81, 0b 1000 0001
Main Address (ADDR[1:0] = 0x1)*	0x44, 0b 100 0100	0x88, 0b 1000 1000	0x89, 0b 1000 1001
Main Address (ADDR[1:0] = 0x2)*	0x48, 0b 100 1000	0x90, 0b 1001 0000	0x91, 0b 1001 0001
Main Address (ADDR[1:0] = 0x3)*	0x52, 0b 101 0010	0xA4, 0b 1010 0100	0xA5, 0b 1010 0101
Test Mode**	0x49, 0b 100 1001	0x92, 0b 1001 0010	0x93, 0b 1001 0011

<sup>\*</sup>Perform all reads and writes on the Main Address. The ADDR is a factory one-time programmable (OTP) option, allowing for address changes in the event of a bus conflict. *Contact Maxim* for more information.

<sup>\*\*</sup>When test mode is unlocked, the additional address is acknowledged. Test mode details are confidential. If possible, leave the test mode address unallocated to allow for the rare event that debugging needs to be performed in cooperation with Maxim.




Figure 18. Slave Address Example

### I<sup>2</sup>C Clock Stretching

In general, the clock signal generation for the  $I^2C$  bus is the responsibility of the master device. The  $I^2C$  specification allows slow slave devices to alter the clock signal by holding down the clock line. The process in which a slave device holds down the clock line is typically called clock stretching. This device does not use any form of clock stretching to hold down the clock line.

### I<sup>2</sup>C General Call Address

This device does not implement the I<sup>2</sup>C specifications general call address and does not issue an acknowledge for a general call address (0b0000 0000).

#### I<sup>2</sup>C Device ID

This device does not support the I<sup>2</sup>C Device ID feature.

### I<sup>2</sup>C Communication Speed

This device is compatible with all four communication speed ranges as defined by the I<sup>2</sup>C Revision 3.0 specification:

- 0Hz to 100kHz (Standard Mode)
- 0Hz to 400kHz (Fast Mode)
- 0Hz to 1MHz (Fast-Mode Plus)
- 0Hz to 3.4MHz (High-Speed Mode)

Operating in standard mode, fast mode, and fast-mode plus does not require any special protocols. The main consideration when changing the bus speed through this range is the combination of bus capacitance and pullup resistors. Larger values of bus capacitance and pullup resistance increase the time constant (C x R), slowing bus operation. Therefore, when increasing bus speeds, the pullup resistance must be decreased to maintain a reasonable time constant. Refer to the *Pullup Resistor Sizing* section of the I<sup>2</sup>C bus specification and user manual (available for free on the internet) for detailed guidance on the pullup resistor selection. In general for bus capacitances of 200pF, a 100kHz bus needs  $5.6k\Omega$  pullup resistors, a 400kHz bus needs about a  $1.5k\Omega$  pullup resistors, and a 1MHz bus needs  $680\Omega$  pullup resistors. Note that when the open-drain bus is low, the pullup resistor is dissipating power, lower value pullup resistors dissipate more power (V<sup>2</sup>/R).

Operating in high-speed mode requires some special considerations. For a full list of considerations, refer to the publicly available I<sup>2</sup>C bus specification and user manual. Major considerations with respect to this device are:

- The I<sup>2</sup>C bus master uses current source pullups to shorten the signal rise.
- The I<sup>2</sup>C slave must use a different set of input filters on its SDA and SCL lines to accommodate for the higher bus.
- The communication protocols need to utilize the high-speed master code.

At power-up and after each stop condition, the  $I^2C$  input filters are set for standard mode, fast mode, and fast mode plus (i.e., 0Hz to 1MHz). To switch the input filters for high-speed mode, use the high-speed master code protocols that are described in the  $I^2C$  Communication Protocols section.

### I<sup>2</sup>C Communication Protocols

This device supports both writing and reading from its registers.

### Writing to a Single Register

Figure 19 shows the protocol for the  $I^2C$  master device to write one byte of data. This protocol is the same as the SMBus specification's write byte protocol.

The write byte protocol is as follows:

- 1. The master sends a start command (S).
- 2. The master sends the 7-bit slave address followed by a write bit  $(R/\overline{W} = 0)$ .
- 3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave acknowledges the register pointer.
- 6. The master sends a data byte.
- 7. The slave updates with the new data.
- 8. The slave asserts an acknowledge or a not acknowledge for the data byte. The next rising edge on SDA loads the data byte into its target register and the data becomes active.
- 9. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.




Figure 19. Writing to a Single Register with the Write Byte Protocol

### Writing Multiple Bytes to Sequential Registers

<u>Figure 20</u> shows the protocol for writing to sequential registers. This protocol is similar to the write byte protocol described in the <u>Writing to a Single Register</u> section, except the master continues to write after it receives the first byte of data. When the master is done writing, it issues a stop or repeated start.

The protocol for writing to sequential registers is as follows:

- 1. The master sends a start command (S).
- 2. The master sends the 7-bit slave address followed by a write bit  $(R/\overline{W} = 0)$ .
- 3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave issues an acknowledge for the register pointer.
- 6. The master sends a data byte.
- 7. The slave issues an acknowledge for the data byte. The next rising edge on SDA loads the data byte into its target register and the data becomes active.
- 8. Steps 6 to 7 are repeated as many times as the master requires.
- 9. During the last issued acknowledge-related clock pulse, the master can issue an acknowledge or a not acknowledge.
- 10. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.




Figure 20. Writing to Sequential Registers X to N

### Reading from a Single Register

Figure 21 shows the protocol for the I<sup>2</sup>C master device to read one byte of data. This protocol is the same as the SMBus specification's read byte protocol.

The read byte protocol is as follows:

- 1. The master sends a start command (S).
- 2. The master sends the 7-bit slave address followed by a write bit ( $R/\overline{W} = 0$ ).
- 3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave issues an acknowledge for the register pointer.
- 6. The master sends a repeated start command (Sr).
- 7. The master sends the 7-bit slave address followed by a read bit  $(R/\overline{W} = 1)$ .
- 8. The addressed slave asserts an acknowledge by pulling SDA low.
- 9. The addressed slave places 8 bits of data on the bus from the location specified by the register pointer.
- 10. The master issues a not acknowledge (nA).
- 11. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a P ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.

Note that when this device receives a stop, the register pointer is not modified. Therefore, if the master wants to re-read the same register, it can start at step 7 in the read byte protocol.




Figure 21. Reading from a Single Register with the Read Byte Protocol

### **Reading from Sequential Registers**

<u>Figure 22</u> shows the protocol for reading from sequential registers. This protocol is similar to the read byte protocol except the master issues an acknowledge to signal the slave that it wants more data: when the master has all the data it requires it issues a not acknowledge (nA) and a stop (P) to end the transmission.

The protocol for continuous read from sequential registers is as follows:

- 1. The master sends a start command (S).
- 2. The master sends the 7-bit slave address followed by a write bit ( $R/\overline{W} = 0$ ).
- 3. The addressed slave asserts an acknowledge (A) by pulling SDA low.
- 4. The master sends an 8-bit register pointer.
- 5. The slave issues an acknowledge for the register pointer.
- 6. The master sends a repeated start command (Sr).
- 7. The master sends the 7-bit slave address followed by a read bit  $(R/\overline{W} = 1)$ .
- 8. The addressed slave asserts an acknowledge by pulling SDA low.
- 9. The addressed slave places 8 bits of data on the bus from the location specified by the register pointer.
- 10. The master issues an acknowledge (A) signaling the slave that it wishes to receive more data.
- 11. Steps 9 to 10 are repeated as many times as the master requires. Following the last byte of data, the master must issue a not acknowledge (nA) to signal that it wishes to stop receiving data.
- 12. The master sends a stop condition (P) or a repeated start condition (Sr). Issuing a stop (P) ensures that the bus input filters are set for 1MHz or slower operation. Issuing an Sr leaves the bus input filters in their current state.

Note that when this device receives a stop, the register pointer is not modified. Therefore, if the master wants to re-read the same register, it can start at step 7 in the read byte protocol.




Figure 22. Reading Continuously from Sequential Registers X to N

### **Engaging HS Mode for Operation up to 3.4MHz**

<u>Figure 23</u> shows the protocol for engaging HS mode operation. HS mode operation allows for a bus operating speed up to 3.4MHz.

The engaging HS mode protocol is as follows:

- 1. Begin the protocol while operating at a bus speed of 1MHz or lower
- 2. The master sends a start command (S).
- 3. The master sends the 8-bit master code of 0b0000 1XXX where 0bXXX are don't care bits.
- 4. The addressed slave issues a not acknowledge (nA).
- 5. The master may increase its bus speed up to 3.4MHz and issue any read/write operation.

The master may continue to issue high-speed read/write operations until a stop (P) is issued. To continue operations in high-speed mode, use repeated start (Sr).




Figure 23. Engaging HS Mode

## **Register Map**

### MAX77655

ADDRESS	NAME	MSB							LSB
Configurati	on								
0x00	CNFG_GLBL_A[7:0]	RSVI	D[1:0]	PU_DIS	BIAS_LP M	MRT	nEN_M	DDE[1:0]	DBEN_n EN
0x01	CNFG_GLBL_B[7:0]			RSVD[4:0]			SI	FT_CTRL[2:	0]
0x02	INT_GLBL[7:0]	SBB3_F	SBB2_F	SBB1_F	SBB0_F	TJAL2_R	TJAL1_R	nEN_R	nEN_F
0x03	INTM_GLBL[7:0]	SBB3_F M	SBB2_F M	SBB1_F M	SBB0_F M	TJAL2_R M	TJAL1_R M	nEN_RM	nEN_FM
0x04	STAT_GLBL[7:0]	SBB3_S	SBB2_S	SBB1_S	SBB0_S	RSVD	TJAL2_S	TJAL1_S	STAT_E N
0x05	ERCFLAG[7:0]	RSVI	D[1:0]	SFT_CR ST_F	SFT_OF F_F	MRST	UVLO	OVLO	TOVLD
0x06	CID[7:0]		CID[7:0]						
0x07	CONFIG_SBB_TOP[7:0]			RSVI	D[5:0]			DRV_S	BB[1:0]
80x0	CNFG_SBB0_A[7:0]				TV_SB	B0[7:0]		•	
0x09	CNFG_SBB0_B[7:0]	RSVI	D[1:0]	RSVI	D[1:0]	ADE_SB B0	EN_SBB0[2:0]		0]
0x0A	CNFG_SBB1_A[7:0]				TV_SB	B1[7:0]			
0x0B	CNFG_SBB1_B[7:0]	RSVI	D[1:0]	RSVI	D[1:0]	ADE_SB B1	E	N_SBB1[2:0	0]
0x0C	CNFG_SBB2_A[7:0]				TV_SB	B2[7:0]			
0x0D	CNFG_SBB2_B[7:0]	RSVI	RSVD[1:0] RSVD[1:0] ADE_SB B2			E	N_SBB2[2:0	0]	
0x0E	CNFG_SBB3_A[7:0]	TV_SBB3[7:0]					_		
0x0F	CNFG_SBB3_B[7:0]	RSVI	D[1:0]	RSVI	D[1:0]	ADE_SB B3	E	N_SBB3[2:	0]

### **Register Details**

### CNFG\_GLBL\_A (0x00)

BIT	7	6	5	4	3	2	1	0
Field	RSVI	D[1:0]	PU_DIS	BIAS_LPM	MRT	nEN_MODE[1:0]		DBEN_nEN
Reset	0)	0x0		0x0	0x0	0)	(Ο	0x0
Access Type	Write,	Read	Write, Read	Write, Read	Write, Read	Write,	Read	Write, Read

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7:6	Reserved. These bits are don't care.	
PU_DIS	5	Enable or disable an internal pullup resistor at the nEN pin.	0x0: Enable internal nEN pullup (200kΩ) 0x1: Internal pullup disabled

BITFIELD	BITS	DESCRIPTION	DECODE
BIAS_LPM	4	Main Bias Low-Power Mode Software Request	0x0: Main Bias forced to be in Normal-Power Mode by software. 0x1: Main Bias request to be in Low-Power Mode by software. If at least one channel is serviced more than twice in 15µs, the regulator automatically enters normal-power mode.
MRT	3	Manual Reset Time Configuration. See the nEN Manual Reset section for more details.	0x0: Manual Reset Time is 16s. 0x1: Manual Reset Time is 8s.
nEN_MODE	2:1	nEN Mode	0x0: Push-Button Mode 0x1: Slide-Switch Mode 0x2: Logic Mode 0x3: Reserved
DBEN_nEN	0	Debounce Timer Enable for the nEN Pin	0x0: 100µs Debounce 0x1: 30ms Debounce

### CNFG\_GLBL\_B (0x01)

BIT	7 6 5 4 3 2 1							0
Field			RSVD[4:0]	SFT_CTRL[2:0]				
Reset			0x0	0x0				
Access Type			Write, Read			\	Write, Read, Ex	ct

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7:3	Reserved. These bits are don't care.	
SFT_CTRL	2:0	Software Control Functions. See the On/Off Controller section for more information about what each command does.	0x0: No Action 0x1: Software Cold Reset (SFT_CRST). The device powers down, resets, and then powers up again. 0x2: Software Off (SFT_OFF). The device powers down, resets, and then remains off until a wake-up event. 0x3: Software Standby (SFT_STBY). The device powers down and goes to standby mode. 0x4: Software Exit Standby (SFT_EXIT_STBY). The device exits standby mode and powers up again. 0x5 - 0x7: Reserved

### INT\_GLBL (0x02)

BIT	7	6	5	4	3	2	1	0
Field	SBB3_F	SBB2_F	SBB1_F	SBB0_F	TJAL2_R	TJAL1_R	nEN_R	nEN_F
Reset	0x0							
Access Type	Read Clears All							

BITFIELD	BITS	DESCRIPTION	DECODE
SBB3_F	7	SBB3 Channel Fault Interrupt	0x0: SBB3 was not overloaded since the last time this bit was read. 0x1: SBB3 was overloaded since the last time this bit was read.
SBB2_F	6	SBB2 Channel Fault Interrupt	0x0: SBB2 was not overloaded since the last time this bit was read. 0x1: SBB2 was overloaded since the last time this bit was read.
SBB1_F	5	SBB1 Channel Fault Interrupt	0x0: SBB1 was not overloaded since the last time this bit was read. 0x1: SBB1 was overloaded since the last time this bit was read.
SBB0_F	4	SBB0 Channel Fault Interrupt	0x0: SBB0 was not overloaded since the last time this bit was read. 0x1: SBB0 was overloaded since the last time this bit was read.
TJAL2_R	3	Thermal Alarm 2 Rising Interrupt	0x0: The junction temperature has not risen above TJAL2 since the last time this bit was read. 0x1: The junction temperature has risen above TAJL2 since the last time this bit was read.
TJAL1_R	2	Thermal Alarm 1 Rising Interrupt	0x0: The junction temperature has not risen above TJAL1 since the last time this bit was read. 0x1: The junction temperature has risen above TAJL1 since the last time this bit was read.
nEN_R	1	nEN Rising Interrupt	0x0: No nEN rising edges have occurred since the last time this bit was read. 0x1: A nEN rising edge as occurred since the last time this bit was read.
nEN_F	0	nEN Falling Interrupt	0x0: No nEN falling edges have occurred since the last time this bit was read. 0x1: A nEN falling edge as occurred since the last time this bit was read.

### INTM\_GLBL (0x03)

BIT	7	6	5	4	3	2	1	0
Field	SBB3_FM	SBB2_FM	SBB1_FM	SBB0_FM	TJAL2_RM	TJAL1_RM	nEN_RM	nEN_FM
Reset	0b1							
Access Type	Write, Read							

BITFIELD	BITS	DESCRIPTION
SBB3_FM	7	SBB3 Channel Fault Interrupt Mask
SBB2_FM	6	SBB2 Channel Fault Interrupt Mask
SBB1_FM	5	SBB1 Channel Fault Interrupt Mask
SBB0_FM	4	SBB0 Channel Fault Interrupt Mask
TJAL2_RM	3	Thermal Alarm 2 Rising Interrupt Mask
TJAL1_RM	2	Thermal Alarm 1 Rising Interrupt Mask
nEN_RM	1	nEN Rising Interrupt Mask
nEN_FM	0	nEN Falling Interrupt Mask

### STAT GLBL (0x04)

BIT	7	6	5	4	3	2	1	0
Field	SBB3_S	SBB2_S	SBB1_S	SBB0_S	RSVD	TJAL2_S	TJAL1_S	STAT_EN
Reset	0x0							
Access Type	Read Only							

BITFIELD	BITS	DESCRIPTION	DECODE		
SBB3_S	7	SBB3 Channel Regulation Status	0x0: SBB3 is overloaded or disabled 0x1: SBB3 is not overloaded		
SBB2_S	6	SBB2 Channel Regulation Status	0x0: SBB2 is overloaded or disabled 0x1: SBB2 is not overloaded		
SBB1_S	5	SBB1 Channel Regulation Status	0x0: SBB1 is overloaded or disabled 0x1: SBB1 is not overloaded		
SBB0_S	4	SBB0 Channel Regulation Status	0x0: SBB0 is overloaded or disabled 0x1: SBB0 is not overloaded		
RSVD	3	Reserved. This bit is a don't care.			
TJAL2_S	2	Thermal Alarm 2 Status	0x0: The junction temperature is less than TJAL2 0x1: The junction temperature is greater than TJAL2		
TJAL1_S	1	Thermal Alarm 1 Status	0x0: The junction temperature is less than TJAL1 0x1: The junction temperature is greater than TJAL1		
STAT_EN	0	Debounced Status for the nEN input.	0x0: nEN is not asserted (logic HIGH) 0x1: nEN is asserted (logic LOW)		

### ERCFLAG (0x05)

BIT	7	6	5	4	3	2	1	0
Field	RSVD[1:0]		SFT_CRST _F	SFT_OFF_ F	MRST	UVLO	OVLO	TOVLD
Reset	0x0		0x0	0x0	0x0	0x0	0x0	0x0
Access Type	Read Clears All		Read Clears All					

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7:6	Reserved. These bits are don't care.	
SFT_CRST_ F	5	Software Cold Reset Flag	0x0: The software cold reset has not occurred since the last read of this register. 0x1: The software cold reset has occurred since the last read of this register. This indicates that software has set SFT_CTRL[1:0] = 0b01.
SFT_OFF_F	4	Software Off Flag	0x0: The SFT_OFF function has not occurred since the last read of this register. 0x1: The SFT_OFF function has occurred since the last read of this register. This indicates that software has set SFT_CTRL[1:0] = 0b10.
MRST	3	Manual Reset Timer	0x0: A manual reset has not occurred since this last read of this register. 0x1: A manual reset has occurred since this last read of this register.

BITFIELD	BITS	DESCRIPTION	DECODE
UVLO	2	Undervoltage Lockout	0x0: The undervoltage lockout has not occurred since this last read of this register. 0x1: The undervoltage lockout has occurred since the last read of this register. This indicates that the V <sub>IN</sub> voltage fell below UVLO (~2.4V)
OVLO	1	Overvoltage Lockout	0x0: The overvoltage lockout has not occurred since this last read of this register. 0x1: The overvoltage lockout has occurred since the last read of this register. This indicates that the V <sub>IN</sub> voltage rose above OVLO (~5.85V)
TOVLD	0	Thermal Overload	0x0: The thermal overload has not occurred since the last read of this register. 0x1: The thermal overload has occurred since the last read of this register. This indicates that the junction temperature exceeded +145°C.

### CID (0x06)

BIT	7	6	5	4	3	2	1	0	
Field		CID[7:0]							
Reset		0x0							
Access Type	Read Only								

BITFIELD	BITS	DESCRIPTION
CID	7:0	Chip Identification Code. These bits track the OTP configuration.

### CONFIG\_SBB\_TOP (0x07)

BIT	7 6 5 4 3 2					1 0			
Field		DRV_SBB[1:0]							
Reset			0x0						
Access Type		Write, Read							

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7:2	Reserved. The bit is a don't care.	
DRV_SBB	1:0	SIMO Buck-Boost (All Channels) Drive Strength Trim. See the Drive Strength section for more details.	0x0: Fastest transition time (~0.6ns) 0x1: A little slower than 0b00 (~1.2ns) 0x2: A little slower than 0b01 (~1.8ns) 0x3: A little slower than 0b10 (~8ns)

### CNFG\_SBB0\_A (0x08)

BIT	7	6	5	4	3	2	1	0	
Field		TV_SBB0[7:0]							
Reset		0x0							
Access Type		Write, Read							

# Low I<sub>Q</sub> SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

BITFIELD	BITS	DESCRIPTION	DECODE
TV_SBB0	7:0	SIMO Buck-Boost Channel 0 Target Output Voltage. This 8-bit configuration is a linear transfer function that starts at 0.5V and ends at 4.0V with 25mV increments. Values of 0x8D and higher are reserved.  VSBB0 = 0.5V + 0.025V x TV_SBB0[7:0]	0x00: 0.500V 0x01: 0.525V 0x02: 0.550V 0x03: 0.575V  0x8B: 3.975V 0x8C: 4.000V 0x8D-0xFF: Reserved

### CNFG\_SBB0\_B (0x09)

BIT	7	6	5	4	3	2	1	0
Field	RSVI	D[1:0]	RSVD[1:0]		ADE_SBB0	EN_SBB0[2:0]		
Reset	0x0		0)	x0	0x0	0x0 0x0		
Access Type	Write, Read		Write,	Read	Write, Read		Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7:6		Reserved
RSVD	5:4		Reserved
ADE_SBB0	3	SIMO Buck-Boost Channel 0 Active- Discharge Enable	0x0: The active discharge function is disabled. When SBB0 is disabled, its discharge rate is a function of the output capacitance and the external load.  0x1: The active discharge function is enabled. When SBB0 is disabled, an internal resistor (RAD_SBB0) is activated from SBB0 to PGND to help the output voltage discharge. The output voltage discharge rate is a function of the output capacitance, the external loading, and the internal RAD_SBB0 load.
EN_SBB0	2:0	Enable Control for SIMO Buck-Boost Channel 0. Select an FPS slot that the channel powers up and powers down in or whether the channel is forced on or off. After the SIMO is enabled, the bias circuits may be programmed back to low-power mode (CNFG_GLBL_A.BIAS_LPM = 1) to decrease quiescent current.	0x0: FPS slot 0 0x1: FPS slot 1 0x2: FPS slot 2 0x3: FPS slot 3 0x4: Off 0x5: Same as 0x4 0x6: On 0x7: Same as 0x6

### CNFG SBB1 A (0x0A)

BIT	7	6	5	4	3	2	1	0	
Field		TV_SBB1[7:0]							
Reset		0x0							
Access Type	Write, Read								

# Low I<sub>Q</sub> SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

BITFIELD	BITS	DESCRIPTION	DECODE
TV_SBB1	7:0	SIMO Buck-Boost Channel 1 Target Output Voltage. This 8-bit configuration is a linear transfer function that starts at 0.5V and ends at 4.0V with 25mV increments. Values of 0x8D and higher are reserved.  VSBB1 = 0.5V + 0.025V x TV_SBB1[7:0]	0x00: 0.500V 0x01: 0.525V 0x02: 0.550V 0x03: 0.575V  0x8B: 3.975V 0x8C: 4.000V 0x8D-0xFF: Reserved

### CNFG\_SBB1\_B (0x0B)

BIT	7	6	5	4	3	2	1	0
Field	RSVI	RSVD[1:0] RSVD[1:0]		D[1:0]	ADE_SBB1	EN_SBB1[2:0]		
Reset	0x0		0x0		0x0	0x0		
Access Type	Write, Read		Write,	Read	Write, Read		Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7:6		Reserved
RSVD	5:4		Reserved
ADE_SBB1	3	SIMO Buck-Boost Channel 1 Active- Discharge Enable	0x0: The active discharge function is disabled. When SBB1 is disabled, its discharge rate is a function of the output capacitance and the external load.  0x1: The active discharge function is enabled. When SBB1 is disabled, an internal resistor (RAD_SBB1) is activated from SBB1 to PGND to help the output voltage discharge. The output voltage discharge rate is a function of the output capacitance, the external loading, and the internal RAD_SBB1 load.
EN_SBB1	2:0	Enable Control for SIMO Buck-Boost Channel  1. Select an FPS slot that the channel powers up and powers down in or whether the channel is forced on or off.  After the SIMO is enabled, the bias circuits may be programmed back to low-power mode (CNFG_GLBL_A.BIAS_LPM = 1) to decrease quiescent current.	0x0: FPS slot 0 0x1: FPS slot 1 0x2: FPS slot 2 0x3: FPS slot 3 0x4: Off 0x5: Same as 0x4 0x6: On 0x7: Same as 0x6

### CNFG SBB2 A (0x0C)

BIT	7	6	5	4	3	2	1	0
Field		TV_SBB2[7:0]						
Reset		0x0						
Access Type	Write, Read							

# Low I<sub>Q</sub> SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

BITFIELD	BITS	DESCRIPTION	DECODE
TV_SBB2	7:0	SIMO Buck-Boost Channel 2 Target Output Voltage. This 8-bit configuration is a linear transfer function that starts at 0.5V and ends at 4.0V with 25mV increments. Values of 0x8D and higher are reserved.  VSBB2 = 0.5V + 0.025V x TV_SBB2[7:0]	0x00: 0.500V 0x01: 0.525V 0x02: 0.550V 0x03: 0.575V  0x8B: 3.975V 0x8C: 4.000V 0x8D-0xFF: Reserved

### CNFG\_SBB2\_B (0x0D)

BIT	7	6	5	4	3	2	1	0
Field	RSVI	RSVD[1:0] RSVD[1:0]		D[1:0]	ADE_SBB2	EN_SBB2[2:0]		
Reset	0x0		0x0		0x0	0x0		
Access Type	Write, Read		Write,	Read	Write, Read		Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7:6		Reserved
RSVD	5:4		Reserved
ADE_SBB2	3	SIMO Buck-Boost Channel 2 Active- Discharge Enable	0x0: The active discharge function is disabled. When SBB2 is disabled, its discharge rate is a function of the output capacitance and the external load.  0x1: The active discharge function is enabled. When SBB2 is disabled, an internal resistor (R <sub>AD_SBB2</sub> ) is activated from SBB2 to PGND to help the output voltage discharge. The output voltage discharge rate is a function of the output capacitance, the external loading, and the internal R <sub>AD_SBB2</sub> load.
EN_SBB2	2:0	Enable Control for SIMO Buck-Boost Channel 2. Select an FPS slot that the channel powers up and powers down in or whether the channel is forced on or off. After the SIMO is enabled, the bias circuits may be programmed back to low-power mode (CNFG_GLBL_A.BIAS_LPM = 1) to decrease quiescent current.	0x0: FPS slot 0 0x1: FPS slot 1 0x2: FPS slot 2 0x3: FPS slot 3 0x4: Off 0x5: Same as 0x4 0x6: On 0x7: Same as 0x6

### CNFG SBB3 A (0x0E)

BIT	7	6	5	4	3	2	1	0
Field		TV_SBB3[7:0]						
Reset		0x0						
Access Type	Write, Read							

# Low I<sub>Q</sub> SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

BITFIELD	BITS	DESCRIPTION	DECODE
TV_SBB3	7:0	SIMO Buck-Boost Channel 3 Target Output Voltage. This 8-bit configuration is a linear transfer function that starts at 0.5V and ends at 4.0V with 25mV increments. Values of 0x8D and higher are reserved.  VSBB3 = 0.5V + 0.025V x TV_SBB3[7:0]	0x00: 0.500V 0x01: 0.525V 0x02: 0.550V 0x03: 0.575V  0x8B: 3.975V 0x8C: 4.000V 0x8D-0xFF: Reserved


### CNFG\_SBB3\_B (0x0F)

BIT	7	6	5	4	3	2	1	0
Field	RSVI	D[1:0]	RSVD[1:0]		ADE_SBB3	EN_SBB3[2:0]		
Reset	0x0		0x0		0x0	0x0		
Access Type	Write, Read		Write,	Read	Write, Read		Write, Read	

BITFIELD	BITS	DESCRIPTION	DECODE
RSVD	7:6		Reserved
RSVD	5:4		Reserved
ADE_SBB3	3	SIMO Buck-Boost Channel 3 Active- Discharge Enable	0x0: The active discharge function is disabled. When SBB3 is disabled, its discharge rate is a function of the output capacitance and the external load.  0x1: The active discharge function is enabled. When SBB3 is disabled, an internal resistor (R <sub>AD_SBB3</sub> ) is activated from SBB3 to PGND to help the output voltage discharge. The output voltage discharge rate is a function of the output capacitance, the external loading, and the internal R <sub>AD_SBB3</sub> load.
EN_SBB3	2:0	Enable Control for SIMO Buck-Boost Channel 3. Select an FPS slot that the channel powers up and powers down in or whether the channel is forced on or off. After the SIMO is enabled, the bias circuits may be programmed back to low-power mode (CNFG_GLBL_A.BIAS_LPM = 1) to decrease quiescent current.	0x0: FPS slot 0 0x1: FPS slot 1 0x2: FPS slot 2 0x3: FPS slot 3 0x4: Off 0x5: Same as 0x4 0x6: On 0x7: Same as 0x6

### **Typical Application Circuits**

### **Typical Applications Circuit**



## **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE	OPTIONS
MAX77655EWE+T*	-40°C to +85°C	16 WLP	
MAX77655AEWE+T	-40°C to +85°C	16 WLP	See <u>Table 2</u>

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

<sup>\*</sup>Custom samples only. Not for production or stock. Contact factory for more information.

# Low I<sub>Q</sub> SIMO PMIC with 4-Outputs Delivering up to 700mA Total Output Current

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	8/20	Initial release	_
1	10/20	Updated Pin Description table	17, 18

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Power Management Specialised - PMIC category:

Click to view products by Maxim manufacturer:

Other Similar products are found below:

LV5686PVC-XH FAN7710VN NCP391FCALT2G SLG7NT4081VTR SLG7NT4192VTR AP4313UKTR-G1 AS3729B-BWLM

MB39C831QN-G-EFE2 LV56841PVD-XH AP4306BUKTR-G1 MIC5164YMM PT8A3252WE NCP392CSFCCT1G PT8A3284WE

PI3VST01ZEEX PI5USB1458AZAEX PI5USB1468AZAEX MCP16502TAC-E/S8B MCP16502TAE-E/S8B MCP16502TAA-E/S8B

MCP16502TAB-E/S8B TCKE712BNL,RF ISL91211AIKZT7AR5874 ISL91211BIKZT7AR5878 MCP16501TC-E/RMB ISL91212AIIZ
TR5770 ISL91212BIIZ-TR5775 CPX200D AX-3005D-3 TP-1303 TP-1305 TP-1603 TP-2305 TP-30102 TP-4503N MIC5167YML-TR

LPTM21-1AFTG237C LR745N8-G MPS-3003L-3 MPS-3005D SPD-3606 STLUX383A TP-60052 ADN8834ACBZ-R7 LM26480SQ
AA/NOPB LM81BIMTX-3/NOPB LM81CIMT-3/NOPB MIC5166YML-TR GPE-4323 GPS-2303