# 4.5V to 28V Input, Synchronous PWM Buck Controllers for DDR Termination and Point-of-Load Applications 

$\qquad$
General Description
The MAX8553 is a 4.5 V to 28 V input-voltage, synchronous step-down controller that provides a complete power-management solution for DDR memory. The MAX8553 generates $1 / 2 V_{\text {REFIN }}$ voltage for VTT and VTTR. The VTT and VTTR tracking voltages are maintained within $1 \%$ of $1 / 2 \mathrm{~V}$ refin. The MAX8554 is a 4.5 V to 28 V input voltage, nontracking step-down controller with a low 0.6V feedback threshold voltage. The MAX8553/ MAX8554 use Maxim's proprietary Quick-PWM ${ }^{\text {TM }}$ architecture for fast transient response and operate with selectable pseudo-fixed frequencies. Both controllers can operate without an external bias supply.
The controllers operate in synchronous-rectification mode to ensure balanced current sourcing and sinking capability of up to 25A. The MAX8553/MAX8554 also provide up to $95 \%$ efficiency, making them ideal for server and point-of-load applications. Additionally, a low $5 \mu \mathrm{~A}$ shutdown current allows for longer battery life in notebook applications. Lossless current monitoring is achieved by monitoring the low-side MOSFET's drain-to-source voltage. The MAX8553/MAX8554 have an adjustable foldback current limit to withstand a continuous output overload and short circuit. Digital soft-start provides control of inrush current during power-up. Overvoltage protection shuts the converter down and discharges the output capacitor. The MAX8553/MAX8554 come in space-saving 16-pin QSOP packages.

## Applications

Wide-Input Power Supplies
Servers and Storage Applications
ASIC and CPU Core Voltages
Notebook and LCD-PC Power Supplies
DDR I and DDR II Memory Power Supplies
AGTL Bus Termination Supplies

## Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX8553EEE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP |
| MAX8554EEE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 QSOP |

- Up to 25A Output-Current Capability
- Quick-PWM Control for Fast Loop Response
- Up to 95\% Efficiency
- 4.5V to 28 V Input Voltage Range
- No External Bias Supply Required
- 0 to 3.6V Input REFIN Range (MAX8553)
- Automatically Sets VTT and VTTR to within $\pm 1 \%$ of $1 / 2$ V REFIN- $^{-}$(MAX8553)
- Low 0.6V Feedback Threshold (MAX8554)
- 200kHz/300kHz/400kHz/550kHz Selectable Switching Frequencies
- Adjustable Foldback Current Limit
- Overvoltage Protection
- Digital Soft-Start

Features

Pin Configurations appear at end of data sheet.

Quick-PWM is a trademark of Maxim Integrated Products, Inc.

# 4.5V to 28V Input, Synchronous PWM Buck Controllers for DDR Termination and Point-of-Load Applications 

## ABSOLUTE MAXIMUM RATINGS

| V+, EN/HSD, E | -0.3 V to +30 V |
| :---: | :---: |
| PGND to GND | -0.3V to +0.3V |
| VTT, REFIN, POK, OUT, FB, VL to GND. | . 0.3 V to +6V |
| REF, VTTR, DL, ILIM, FSEL to GND | -0.3V to (VVL + 0.3V) |
| LX to PGND ................................. | -2 V to +30 V |
| BST to GND | -0.3 V to +36V |
| DH to LX | -0.3V to +6V |
| LX to BST | -6V to +0.3V |

REF Short Circuit to GND ...........................................Continuous Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ )

16-Pin QSOP (derated $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) ........ 667 mW Operating Temperature Range ........................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Junction Temperature ...................................................... $+150^{\circ} \mathrm{C}$
Storage Temperature Range ............................. $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ................................. $+300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{+}=\mathrm{V}_{\mathrm{HSD}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}} / \mathrm{HSD}=\mathrm{V}_{\mathrm{REFIN}}=+2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=+5 \mathrm{~V}, \mathrm{CVL}=4.7 \mu \mathrm{~F}, \mathrm{CVTTR}^{2}=1 \mu \mathrm{~F}, \mathrm{CREF}=0.22 \mu \mathrm{~F}, \mathrm{VFSEL}=0 \mathrm{~V}, \mathrm{ILIM}=\mathrm{VL}\right.$, $P G N D=L X=G N D, B S T=V L, \mathbf{T A}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5}^{\circ} \mathbf{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise specified.)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V+ Input Voltage Range | VL not connected to $\mathrm{V}_{+}$ | 6 |  | 28 | V |
| V+ Input Voltage Range | VL connected to V+ | 4.5 |  | 5.5 | V |
| EN/HSD Input Voltage Range | MAX8553 enabled | 1.5 |  | 28.0 | V |
| EN Input Voltage Range | MAX8554 enabled | 1.5 |  | 28.0 | V |
| EN Input Current |  |  | 2 | 3 | $\mu \mathrm{A}$ |
| HSD Input Voltage Range | MAX8554 enabled | 1.5 |  | 28.0 | V |
| HSD Input Current |  |  | 20 | 40 | $\mu \mathrm{A}$ |
| REFIN Input Voltage Range |  | 0 |  | 3.6 | V |
| V+ Supply Current (MAX8553) | $\mathrm{V}_{\mathrm{V} T \mathrm{~T}}=+1.35 \mathrm{~V}$ |  | 0.8 | 1.2 | mA |
| V+ Supply Current (MAX8554) | $\mathrm{V}_{\mathrm{FB}}=630 \mathrm{mV}$ |  | 0.62 | 0.90 | mA |
| REFIN Supply Current |  |  | 125 | 250 | $\mu \mathrm{A}$ |
| EN/HSD Supply Current |  |  | 5 | 10 | $\mu \mathrm{A}$ |
| VL Supply Current | $\mathrm{V}_{\mathrm{VL}}=\mathrm{V}_{\mathrm{V}+}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{VTT}}=+1.35 \mathrm{~V}$ |  | 0.8 | 1.2 | mA |
| V+ Shutdown Supply Current | EN/HSD = GND |  | 3 | 5 | $\mu \mathrm{A}$ |
| REFIN Shutdown Supply Current | EN/HSD = GND |  |  | 1 | $\mu \mathrm{A}$ |
| VL Shutdown Supply Current | $\mathrm{V}_{\mathrm{VL}}=\mathrm{V}_{\mathrm{V}+}=+5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN} / \mathrm{HSD}}=0 \mathrm{~V}$ |  | 5 | 12 | $\mu \mathrm{A}$ |
| VL Undervoltage-Lockout Threshold | Rising edge, typical hysteresis $=40 \mathrm{mV}$ | 4.05 | 4.25 | 4.40 | V |
| VTT |  |  |  |  |  |
| VTT Input Bias Current | $\mathrm{V}_{\mathrm{VTT}}=+1.25 \mathrm{~V}$ | -0.15 |  | 0 | $\mu \mathrm{A}$ |
| VTT Feedback Voltage Range |  | 0 |  | 1.8 | V |
| VTT Feedback Voltage Accuracy | $\mathrm{V}_{\text {REFIN }}=\mathrm{V}_{\text {EN/HSD }}=+1.8 \mathrm{~V}$ | 49.5 | 50 | 50.5 | \% VREFIN |
|  | $\mathrm{V}_{\text {REFIN }}=\mathrm{V}_{\text {EN/HSD }}=+3.6 \mathrm{~V}$ | 49.5 | 50 | 50.5 |  |
| FB Input Bias Current | MAX8554, $\mathrm{V}_{\mathrm{FB}}=+600 \mathrm{mV}$ | -0.15 |  | 0 | $\mu \mathrm{A}$ |

### 4.5V to 28V Input, Synchronous PWM Buck Controllers for DDR Termination and Point-of-Load Applications

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{V}=V_{H S D}=+12 \mathrm{~V}, \mathrm{~V}_{\text {EN }} / H S D=\mathrm{V}_{\text {REFIN }}=+2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=+5 \mathrm{~V}, \mathrm{CVLL}^{2}=4.7 \mu \mathrm{~F}, \mathrm{CVTTR}^{2}=1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{REF}}=0.22 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{FSEL}}=0 \mathrm{~V}, \mathrm{ILIM}=\mathrm{VL}\right.$, $P G N D=L X=G N D, B S T=V L, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5}^{\circ} \mathbf{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise specified.)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FB Regulation Voltage | MAX8554, VOUT $=+2.5 \mathrm{~V}$, FSEL unconnected |  | 0.598 | 0.607 | 0.616 | V |
| Output Adjust Range | MAX8554 (Note 1) |  | 0.6 |  | 3.5 | V |
| VTT Line Regulation | $\mathrm{V}_{\text {EN/HSD }} \pm 10 \%, \mathrm{VVTT}^{\text {a }}=+1.25 \mathrm{~V}$, I $\mathrm{IOUT}=0 \mathrm{~A}$ |  | $\pm 0.325$ |  |  | \% |
| FB Line Regulation | MAX8554, VHSD $\pm 10 \%$, VOUT $=+2.5 \mathrm{~V}$, IOUT $=0 \mathrm{~A}, \mathrm{FSEL}$ unconnected |  | $\pm 0.325$ |  |  | \% |
| VTT Load Regulation | $0<$ IOUT $<+7 \mathrm{~A}, \mathrm{~V}_{\mathrm{VTT}}=+1.25 \mathrm{~V}$ |  | 0.2 |  |  | \% |
| FB Load Regulation | MAX8554, $0<$ IOUT $<+7 \mathrm{~A}$, , VOUT $=+2.5 \mathrm{~V}$, FSEL unconnected |  | 0.2 |  |  | \% |
| REFERENCE |  |  |  |  |  |  |
| Reference Output Voltage | $\mathrm{V}^{+}+=\mathrm{V}_{\mathrm{VL}}=+4.5$ to +5.5 V , $\mathrm{I}_{\mathrm{REF}}=0$ |  | 1.97 | 2.00 | 2.03 | V |
| Reference Load Regulation | $V_{V+}=V_{V L}=+5 \mathrm{~V}$, $\mathrm{I}_{\text {REF }}=0$ to $50 \mu \mathrm{~A}$ |  |  |  | 10 | mV |
| Reference UVLO | $\mathrm{V}_{\mathrm{+}}=\mathrm{V}_{\mathrm{VL}}=+5 \mathrm{~V}$, reference rising, hysteresis $=27 \mathrm{mV}$ |  | 1.5 | 1.6 | 1.7 | V |
| VTTR |  |  |  |  |  |  |
| VTTR Output Voltage Range |  |  | 0 |  | 1.8 | V |
| VTTR Output Accuracy | IVTTR $=-5 \mathrm{~mA}$ to +5 mA |  | 49.5 | 50 | 50.5 |  |
|  | IVTTR $=-25 \mathrm{~mA}$ to $+25 \mathrm{~mA}, \mathrm{~V}$ REFIN $=+1.8 \mathrm{~V}$ |  | 49 | 50 | 51 | \% VREFIN |
|  | IVTTR $=-25 \mathrm{~mA}$ to $+25 \mathrm{~mA}, \mathrm{~V}$ REFIN $=+3.6 \mathrm{~V}$ |  | 49.5 | 50 | 50.5 |  |
| Thermal Shutdown | Rising temperature, typical hysteresis $=15^{\circ} \mathrm{C}$ |  |  | +160 |  | ${ }^{\circ} \mathrm{C}$ |
| SOFT-START |  |  |  |  |  |  |
| ILIM Ramp Period | Ramps the ILIM trip threshold from $20 \%$ to $100 \%$ in 20\% increments |  | 0.8 | 1.7 | 3.0 | ms |
| Output Predischarge Period | Rising edge of EN/HSD to the start of internal digital soft-start |  | 0.8 | 1.7 | 3.0 | ms |
| OSCILLATOR |  |  |  |  |  |  |
| Oscillator Frequency | FSEL = VL |  | 200 |  |  | kHz |
|  | FSEL = unconnected |  | 300 |  |  |  |
|  | FSEL = REF |  | 400 |  |  |  |
|  | FSEL = GND |  | 550 |  |  |  |
| On-Time | $\begin{aligned} & \text { MAX8553, } \mathrm{V}_{\mathrm{VTT}}=+1.25 \mathrm{~V} \\ & \text { (Note 2) } \end{aligned}$ | FSEL = VL | 2.18 | 2.5 | 2.83 | $\mu \mathrm{s}$ |
|  |  | FSEL unconnected | 1.45 | 1.67 | 1.89 |  |
|  |  | FSEL = REF | 1.09 | 1.25 | 1.41 |  |
|  |  | FSEL = GND | 0.82 | 0.91 | 1.00 |  |
| On-Time | $\begin{aligned} & \text { MAX8554, Vout }=+2.5 \mathrm{~V} \\ & \text { (Note 2) } \end{aligned}$ | FSEL = VL | 0.89 | 1.02 | 1.16 | $\mu \mathrm{s}$ |
|  |  | FSEL unconnected | 0.61 | 0.71 | 0.80 |  |
|  |  | FSEL = REF | 0.43 | 0.49 | 0.56 |  |
|  |  | FSEL = GND | 0.33 | 0.37 | 0.41 |  |
| Off-Time | (Note 2) |  |  | 350 | 400 | ns |

# 4.5V to 28V Input, Synchronous PWM Buck Controllers for DDR Termination and Point-of-Load Applications 

ELECTRICAL CHARACTERISTICS (continued)
$\left(\mathrm{V}_{+}=\mathrm{V}_{\mathrm{HSD}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN} / \mathrm{HSD}}=\mathrm{V}_{\mathrm{REFIN}}=+2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=+5 \mathrm{~V}, \mathrm{CVL}_{\mathrm{V}}=4.7 \mu \mathrm{~F}, \mathrm{CVTTR}^{2}=1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{REF}}=0.22 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{FSEL}}=0 \mathrm{~V}, \mathrm{ILIM}=\mathrm{VL}\right.$, PGND $=\mathrm{LX}=\mathrm{GND}, \mathrm{BST}=\mathrm{VL}, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5}{ }^{\circ} \mathbf{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise specified.)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CURRENT LIMIT |  |  |  |  |  |
| Current-Limit Threshold (Positive Direction) | LX to PGND, ILIM = VL | 80 | 100 | 115 | mV |
|  | LX to PGND, RILIM $=100 \mathrm{k} \Omega$ | 35 | 50 | 65 |  |
|  | LX to PGND, RILIM $=400 \mathrm{k} \Omega$ | 160 | 200 | 230 |  |
| Current-Limit Threshold (Negative Direction) | $L X$ to PGND, ILIM $=V L$, with respect to positive current-limit threshold | -130 | -110 | -90 | \% |
| ILIM Input Current |  |  | 5 |  | $\mu \mathrm{A}$ |
| FAULT DETECTION |  |  |  |  |  |
| Overvoltage Threshold | MAX8553 (VREFIN > +1V) | 57 | 60 | 63 | \% V VEFIN |
|  | MAX8553 (VREFIN $\leq+1 \mathrm{~V}$ ) | 0.576 | 0.600 | 0.624 | V |
|  | MAX8554 | 0.696 | 0.720 | 0.744 |  |
| VL REGULATOR |  |  |  |  |  |
| Output Voltage | $+6 \mathrm{~V}<\mathrm{V} \mathrm{V}_{+}<+28 \mathrm{~V}, 1 \mathrm{~mA}<\mathrm{IVL}<35 \mathrm{~mA}$ | 4.80 | 5.0 | 5.33 | V |
| Line Regulation | $+6 \mathrm{~V}<\mathrm{V}_{\mathrm{V}+}<+28 \mathrm{~V}$, $\mathrm{IVL}=10 \mathrm{~mA}$ |  | 0.2 |  | \% |
| RMS Output Current |  |  |  | 35 | mA |
| Bypass Capacitor | ESR < 100m $\Omega$ | 2.2 |  |  | $\mu \mathrm{F}$ |
| DRIVER |  |  |  |  |  |
| DH Gate-Driver On-Resistance | $\mathrm{V}_{\text {BST }}-\mathrm{V}_{\text {LX }}=+5 \mathrm{~V}$ |  | 1.4 | 2.5 | $\Omega$ |
| DL Gate-Driver On-Resistance (Source) | DL high state |  | 1.6 | 3.0 | $\Omega$ |
| DL Gate-Driver On-Resistance (Sink) | DL low state |  | 0.75 | 1.25 | $\Omega$ |
| Dead Time | DL rising |  | 32 |  | ns |
|  | DL falling |  | 30 |  |  |
| FSEL LOGIC |  |  |  |  |  |
| Logic Input Current |  | -3 |  | +3 | $\mu \mathrm{A}$ |
| Logic Low (GND) |  |  |  | 0.5 | V |
| Logic REF Level | FSEL = REF | 1.65 |  | 2.35 | V |
| Logic Float Level | FSEL unconnected | 3.15 |  | 3.85 | V |
| Logic VL Level | FSEL = VL | VVL - 0.4 |  |  | V |
| EN/HSD OR EN LOGIC |  |  |  |  |  |
| EN/HSD or EN Shutdown Current | Max IEN/HSD for $\mathrm{V}_{\text {EN/HSD }}<+0.8 \mathrm{~V}$ or $\mathrm{V}_{\text {EN }}<+0.8 \mathrm{~V}$ | 0.5 |  | 3.0 | $\mu \mathrm{A}$ |
| Logic High | $\mathrm{V}_{\mathrm{VL}}=\mathrm{V}_{\mathrm{V}+}=+4.5$ to $+5.5 \mathrm{~V}, 100 \mathrm{mV}$ hysteresis | 1.5 |  |  | V |
| Logic Low | $\mathrm{VVL}_{\mathrm{VL}}=\mathrm{V}_{\mathrm{V}+}=+4.5$ to +5.5 V |  |  | 0.8 | V |

### 4.5V to 28V Input, Synchronous PWM Buck Controllers for DDR Termination and Point-of-Load Applications

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{+}=\mathrm{V}_{\mathrm{HSD}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN} / \mathrm{HSD}}=\mathrm{V}_{\mathrm{REFIN}}=+2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=+5 \mathrm{~V}, \mathrm{CVL}_{\mathrm{V}}=4.7 \mu \mathrm{~F}, \mathrm{CVTTR}^{2}=1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{REF}}=0.22 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{FSEL}}=0 \mathrm{~V}, \mathrm{ILIM}=\mathrm{VL}\right.$, $P G N D=L X=G N D, B S T=V L, \mathbf{T}_{\mathbf{A}}=\mathbf{0}^{\circ} \mathbf{C}$ to $+\mathbf{8 5}^{\circ} \mathbf{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise specified.)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| POWER-OK OUTPUT |  |  |  |  |  |
| Upper VTT and VTTR Threshold | MAX8553 | 55 | 56 | 57 | \% V VEFIN |
| Lower VTT and VTTR Threshold | MAX8553 | 43 | 44 | 45 | \% VREFIN |
| Upper Threshold | MAX8554 | 0.646 | 0.672 | 0.698 | V |
| Lower Threshold | MAX8554 | 0.504 | 0.528 | 0.552 | V |
| POK Output Low Level | ISINK $=2 \mathrm{~mA}$ |  |  | 0.4 | V |
| POK Output High Leakage | $\mathrm{V}_{\mathrm{POK}}=+5 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{+}=\mathrm{V}_{\mathrm{HSD}}=+12 \mathrm{~V}, \mathrm{~V}_{\text {EN }} / \mathrm{HSD}=\mathrm{V}_{\text {REFIN }}=+2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=+5 \mathrm{~V}, \mathrm{CVL}^{2}=4.7 \mu \mathrm{~F}, \mathrm{CV}_{\mathrm{V} T \mathrm{R}}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {REF }}=0.22 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{FSEL}}=0, \mathrm{ILIM}=\mathrm{VL}, \mathrm{PGND}\right.$ $=\mathrm{LX}=\mathrm{POK}=\mathrm{GND}, \mathrm{BST}=\mathrm{VL}, \mathrm{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $\mathbf{+ 8 5}^{\circ} \mathbf{C}$, unless otherwise specified.) (Note 3)

| PARAMETER | CONDITIONS | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| V+ Input Voltage Range | VL not connected to $\mathrm{V}_{+}$ | 6 | 28 | V |
| V+ Input Voltage Range | VL connected to V+ | 4.5 | 5.5 | V |
| EN/HSD Input Voltage Range | MAX8553 enabled | 1.5 | 28.0 | V |
| EN Input Voltage Range | MAX8554 enabled | 1.5 | 28.0 | V |
| EN Input Current |  |  | 3 | $\mu \mathrm{A}$ |
| HSD Input Voltage Range | MAX8554 enabled | 1.5 | 28.0 | V |
| HSD Input Current |  |  | 40 | $\mu \mathrm{A}$ |
| REFIN Input Voltage Range |  | 0 | 3.6 | $\checkmark$ |
| V+ Supply Current (MAX8553) | $\mathrm{V}_{\mathrm{VTT}}=+1.35 \mathrm{~V}$ |  | 1.2 | mA |
| V+ Supply Current (MAX8554) | $\mathrm{V}_{\mathrm{FB}}=630 \mathrm{mV}$ |  | 0.90 | mA |
| REFIN Supply Current |  |  | 250 | $\mu \mathrm{A}$ |
| EN/HSD Supply Current |  |  | 10 | $\mu \mathrm{A}$ |
| VL Supply Current | $\mathrm{V}_{\mathrm{VL}}=\mathrm{V}_{\mathrm{V}+}=5.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{VTT}}=+1.35 \mathrm{~V}$ |  | 1.2 | mA |
| V+ Shutdown Supply Current | EN/HSD = GND |  | 5 | $\mu \mathrm{A}$ |
| REFIN Shutdown Supply Current | EN/HSD = GND |  | 1 | $\mu \mathrm{A}$ |
| VL Shutdown Supply Current | $\mathrm{V}_{\mathrm{VL}}=\mathrm{V}_{\mathrm{V}+}=+5.5 \mathrm{~V}$, $\mathrm{V}_{\mathrm{EN} / \mathrm{HSD}}=0 \mathrm{~V}$ |  | 12 | $\mu \mathrm{A}$ |
| VL Undervoltage-Lockout Threshold | Rising edge, typical hysteresis $=40 \mathrm{mV}$ | 4.05 | 4.40 | V |
| VTT |  |  |  |  |
| VTT Input Bias Current | $\mathrm{V}_{\mathrm{V} T \mathrm{~T}}=+1.25 \mathrm{~V}$ | -0.2 | 0 | $\mu \mathrm{A}$ |
| VTT Feedback Voltage Range |  | 0 | 1.8 | V |
| VTT Feedback Voltage Accuracy | $\mathrm{V}_{\text {REFIN }}=\mathrm{V}_{\text {EN/HSD }}=+1.8 \mathrm{~V}$ | 49.5 | 50.5 | \% VREFIN |
|  | $\mathrm{V}_{\text {REFIN }}=\mathrm{V}_{\text {EN/HSD }}=+3.6 \mathrm{~V}$ | 49.5 | 50.5 |  |
| FB Input Bias Current | MAX8554, $\mathrm{V}_{\mathrm{FB}}=+600 \mathrm{mV}$ | -0.2 | 0 | $\mu \mathrm{A}$ |
| FB Regulation Voltage | MAX8554, VOUT $=+2.5 \mathrm{~V}$, FSEL unconnected | 0.598 | 0.616 | V |
| Output Adjust Range | MAX8554 (Note 1) | 0.6 | 3.5 | V |

# 4.5V to 28V Input, Synchronous PWM Buck Controllers for DDR Termination and Point-of-Load Applications 

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{+}=\mathrm{V}_{\mathrm{HSD}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN} / \mathrm{HSD}}=\mathrm{V}_{\mathrm{REFIN}}=+2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=+5 \mathrm{~V}, \mathrm{CVL}^{2}=4.7 \mu \mathrm{~F}, \mathrm{CVITR}^{2}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {REF }}=0.22 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{FSEL}}=0, \mathrm{ILIM}=\mathrm{VL}, \mathrm{PGND}\right.$ $=\mathrm{LX}=\mathrm{POK}=\mathrm{GND}, \mathrm{BST}=\mathrm{VL}, \mathrm{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $\mathbf{+ 5 5}^{\circ} \mathbf{C}$, unless otherwise specified.) (Note 3)

| PARAMETER | CONDITIONS |  | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| REFERENCE |  |  |  |  |  |
| Reference Output Voltage | $V_{V+}=V_{V L}=+4.5$ to +5.5 V , $\mathrm{I}_{\text {REF }}=0$ |  | 1.97 | 2.03 | V |
| Reference Load Regulation | $\mathrm{V}_{+}=\mathrm{V}_{\mathrm{VL}}=+5 \mathrm{~V}$, IREF $=0$ to $50 \mu \mathrm{~A}$ |  |  | 10 | mV |
| Reference UVLO | $\mathrm{V}_{\mathrm{V}+}=\mathrm{V}_{\mathrm{VL}}=+5 \mathrm{~V}$, reference rising, hysteresis $=27 \mathrm{mV}$ |  | 1.5 | 1.7 | V |
| VTTR |  |  |  |  |  |
| VTTR Output Voltage Range |  |  | 0 | 1.8 | V |
| VTTR Output Accuracy | 1 V TTR $=-5 \mathrm{~mA}$ to +5 mA |  | 49.5 | 50.5 |  |
|  | IVTTR $=-25 \mathrm{~mA}$ to +25 mA , $\mathrm{V}_{\text {REFIN }}=+1.8 \mathrm{~V}$ |  | 49 | 51 | \% VREFIN |
|  | IVTTR $=-25 \mathrm{~mA}$ to $+25 \mathrm{~mA}, \mathrm{~V}_{\text {REFIN }}=+3.6 \mathrm{~V}$ |  | 49.5 | 50.5 |  |
| SOFT-START |  |  |  |  |  |
| ILIM Ramp Period | Ramps the ILIM trip threshold from 20\% to 100\% in 20\% increments |  | 0.8 | 3.0 | ms |
| Output Predischarge Period | Rising edge of EN/HSD to the start of internal digital soft-start |  | 0.8 | 3.0 | ms |
| OSCILLATOR |  |  |  |  |  |
| On-Time | MAX8553, $\mathrm{VVTT}=+1.25 \mathrm{~V}$ <br> (Note 2) | FSEL = VL | 2.18 | 2.83 | $\mu \mathrm{s}$ |
|  |  | FSEL unconnected | 1.45 | 1.89 |  |
|  |  | FSEL = REF | 1.09 | 1.41 |  |
|  |  | FSEL = GND | 0.82 | 1.00 |  |
| On-Time | MAX8554, VOUT $=+2.5 \mathrm{~V}$ <br> (Note 2) | FSEL = VL | 0.89 | 1.16 | $\mu \mathrm{s}$ |
|  |  | FSEL unconnected | 0.61 | 0.80 |  |
|  |  | FSEL = REF | 0.43 | 0.56 |  |
|  |  | FSEL = GND | 0.33 | 0.41 |  |
| Off-Time | (Note 2) |  |  | 420 | ns |
| CURRENT LIMIT |  |  |  |  |  |
| Current-Limit Threshold (Positive Direction) | LX to PGND, ILIM = VL |  | 80 | 115 | mV |
|  | LX to PGND, RILIM $=100 \mathrm{k} \Omega$ |  | 30 | 65 |  |
|  | LX to PGND, RIIIM $=400 \mathrm{k} \Omega$ |  | 150 | 230 |  |
| Current-Limit Threshold (Negative Direction) | LX to PGND, ILIM = VL, with respect to positive current-limit threshold |  | -130 | -90 | \% |
| ILIM Input Current |  |  |  |  | $\mu \mathrm{A}$ |
| FAULT DETECTION |  |  |  |  |  |
| Overvoltage Threshold | MAX8553 (VREFIN > +1V) |  | 57 | 63 | \% |
|  | MAX8553 (VREFIN $\leq+1 \mathrm{~V}$ ) |  | 0.576 | 0.624 | V |
|  | MAX8554 |  | 0.696 | 0.744 |  |
| VL REGULATOR |  |  |  |  |  |
| Output Voltage | $+6 \mathrm{~V}<\mathrm{V} \mathrm{V}_{+}<+28 \mathrm{~V}, 1 \mathrm{~mA}<\mathrm{IVL}<35 \mathrm{~mA}$ |  | 4.80 | 5.33 | V |
| RMS Output Current |  |  |  | 35 | mA |
| Bypass Capacitor | ESR < 100m $\Omega$ |  | 2.2 |  | $\mu \mathrm{F}$ |

### 4.5V to 28V Input, Synchronous PWM Buck Controllers for DDR Termination and Point-of-Load Applications

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{+}=\mathrm{V}_{\mathrm{HSD}}=+12 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN} / \mathrm{HSD}}=\mathrm{V}_{\mathrm{REFIN}}=+2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{EN}}=+5 \mathrm{~V}, \mathrm{CVL}^{2}=4.7 \mu \mathrm{~F}, \mathrm{CVITR}^{2}=1 \mu \mathrm{~F}, \mathrm{C}_{\text {REF }}=0.22 \mu \mathrm{~F}, \mathrm{~V}_{\mathrm{FSEL}}=0, \mathrm{ILIM}=\mathrm{VL}, \mathrm{PGND}\right.$ $=\mathrm{LX}=\mathrm{POK}=\mathrm{GND}, \mathrm{BST}=\mathrm{VL}, \mathrm{T}_{\mathbf{A}}=\mathbf{- 4 0 ^ { \circ }} \mathbf{C}$ to $\mathbf{+ 8 5}{ }^{\circ} \mathbf{C}$, unless otherwise specified.) (Note 3)

| PARAMETER | CONDITIONS | MIN | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: |
| DRIVER |  |  |  |  |
| DH Gate-Driver On-Resistance | $\mathrm{V}_{\text {BST }}-\mathrm{V}_{\text {LX }}=+5 \mathrm{~V}$ |  | 2.5 | $\Omega$ |
| DL Gate-Driver On-Resistance (Source) | DL high state |  | 3.0 | $\Omega$ |
| DL Gate-Driver On-Resistance (Sink) | DL low state |  | 1.25 | $\Omega$ |
| FSEL LOGIC |  |  |  |  |
| Logic Input Current |  | -3 | +3 | $\mu \mathrm{A}$ |
| Logic Low (GND) |  |  | 0.5 | V |
| Logic REF Level | FSEL = REF | 1.65 | 2.35 | V |
| Logic Float Level | FSEL unconnected | 3.15 | 3.85 | V |
| Logic VL Level | FSEL = VL | VVL - 0.4 |  | V |
| EN/HSD OR EN LOGIC |  |  |  |  |
| EN/HSD or EN Shutdown Current | Max IEN/HSD for $\mathrm{V}_{\text {EN/HSD }}<+0.8 \mathrm{~V}$ or $\mathrm{V}_{\text {EN }}<+0.8 \mathrm{~V}$ | 0.5 | 3.0 | $\mu \mathrm{A}$ |
| Logic High | $\mathrm{VVL}_{\mathrm{VL}}=\mathrm{V}_{\mathrm{V}+}=+4.5$ to $+5.5 \mathrm{~V}, 100 \mathrm{mV}$ hysteresis | 1.5 |  | V |
| Logic Low | $V_{V L}=V_{V+}=+4.5$ to +5.5 V |  | 0.8 | V |
| POWER-OK OUTPUT |  |  |  |  |
| Upper VTT, and VTTR Threshold | MAX8553 | 55 | 57 | \% V REFIN |
| Lower VTT, and VTTR Threshold | MAX8553 | 43 | 45 | \% V VEFFIN |
| Upper Threshold | MAX8554 | 0.646 | 0.698 | V |
| Lower Threshold | MAX8554 | 0.504 | 0.552 | V |
| POK Output Low Level | ISINK $=2 \mathrm{~mA}$ |  | 0.4 | V |
| POK Output High Leakage | $V_{\text {POK }}=+5 \mathrm{~V}$ |  | 5 | $\mu \mathrm{A}$ |

Note 1: Consult factory for applications that require higher than 3.5 V output.
Note 2: On-time and off-time specifications are measured from $50 \%$ point to $50 \%$ point at the DH pin with LX forced to OV, BST forced to 5 V , and a 250 pF capacitor connected from DH to LX. Actual in-circuit times may differ due to MOSFET switching speeds.
Note 3: Specifications to $-40^{\circ} \mathrm{C}$ are guaranteed by design and are not production tested.

# 4.5V to 28V Input, Synchronous PWM Buck Controllers for DDR Termination and Point-of-Load Applications 

Typical Operating Characteristics
$\left(\mathrm{V}_{\mathrm{V}+}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}\right.$, circuit of Figure $1, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. $)$


SWITCHING FREQUENCY
vs. INPUT VOLTAGE (CIRCUIT OF FIGURE 3)


MAX8553 SHUTDOWN SUPPLY CURRENT vs. INPUT VOLTAGE


EFFICIENCY vs. LOAD CURRENT (CIRCUIT OF FIGURE 1)


FREQUENCY vs. TEMPERATURE


LOAD REGULATION
(CIRCUIT OF FIGURE 1)


SWITCHING FREQUENCY vs. OUTPUT CURRENT (CIRCUIT OF FIGURE 2)


MAX8554 SHUTDOWN SUPPLY CURRENT
vs. INPUT VOLTAGE


LOAD REGULATION (CIRCUIT OF FIGURE 2)


# 4.5V to 28V Input, Synchronous PWM Buck Controllers for DDR Termination and Point-of-Load Applications 

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{+}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}\right.$, circuit of Figure $1, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


LOAD TRANSIENT -8A TO +8A TO -8A (CIRCUIT OF FIGURE 2)

vTT CONNECTED AS SHOWN IN FIGURE 2

LOAD TRANSIENT -8A TO +8A TO -8A (CIRCUIT OF FIGURE 2)


VTT CONNECTED TO THE OUTPUT

SWITCHING WAVEFORMS WITH 20A LOAD (CIRCUIT OF FIGURE 1)


# 4.5V to 28V Input, Synchronous PWM Buck Controllers for DDR Termination and Point-of-Load Applications 

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{+}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.8 \mathrm{~V}\right.$, circuit of Figure $1, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

POWER-UP WAVEFORMS WITH 2OA LOAD (CIRCUIT OF FIGURE 1)


POWER-DOWN WAVEFORMS WITH 2OA LOAD (CIRCUIT OF FIGURE 1)


SHORT CIRCUIT AND RECOVERY (CIRCUIT OF FIGURE 1)


### 4.5V to 28V Input, Synchronous PWM Buck Controllers for DDR Termination and Point-of-Load Applications

| PIN | MAX8553 | MAX8554 | FUNCTION |
| :---: | :---: | :---: | :---: |
| 1 | EN/HSD | - | Enable/High-Side Drain. Connect to the high-side N-channel MOSFET drain through a $5.1 \mathrm{k} \Omega$ resistor for normal operation. Connect to GND for low-power shutdown (Figure 2). If the enable function is not used, connect EN/HSD directly to the high-side N-channel MOSFET drain. |
|  | - | HSD | High-Side Drain. Connect to the high-side N-channel MOSFET drain for normal operation. |
| 2 | REFIN | - | Reference Input. An applied voltage at REFIN sets $\mathrm{V}_{\text {VTT }}$ and $\mathrm{V}_{\text {VTTR }}$ to $1 / 2 \mathrm{~V}_{\text {REFIN. }}$ REFIN voltage range is from 0 to +3.6 V . |
|  | - | EN | Enable. Drive EN high to enable the output. Drive EN low to shut down the IC. If the enable function is not used, connect EN to $\mathrm{V}+$. |
| 3 | POK | POK | Power-OK Output. POK is an open-drain output and is logic high when both VTT and VTTR are within $12 \%$ of regulation. POK is pulled low in shutdown. |
| 4 | VTT | - | VTT Feedback Input. Connect to VTT output. |
|  | - | FB | Output Feedback. Connect to the center of a resistor-divider between the output and ground to set the output voltage. FB threshold is 0.6 V . |
| 5 | ILIM | ILIM | Current-Limit Threshold Adjustment. Connect a resistor from ILIM to GND to set the current-limit threshold, or connect ILIM to VL for the default setting. See the Setting the Current Limit section. |
| 6 | FSEL | FSEL | Frequency Select. Selects the switching frequency. See Tables 1 and 2 for configuration of FSEL. |
| 7 | REF | REF | Reference. Connect a $0.22 \mu \mathrm{~F}$ or greater capacitor from REF to GND. |
| 8 | GND | GND | Ground |
| 9 | VTTR | - | VTTR Reference Output. Connect a $1 \mu \mathrm{~F}$ or greater capacitor from VTTR to GND. VTTR is capable of sourcing and sinking up to 25 mA . |
|  | - | OUT | Output Voltage. Connect directly to the output. OUT senses the output voltage to determine the on-time for the high-side switching MOSFET. |
| 10 | V+ | V+ | Input Supply Voltage. Supply input for the VL regulator. Bypass with a $0.22 \mu \mathrm{~F}$ or greater capacitor. |
| 11 | VL | VL | Internal Regulator Output. Connect a $2.2 \mu \mathrm{~F}$ or greater capacitor from VL to GND. VL can be connected to $\mathrm{V}+$ if the operating range is from +4.5 V to +5.5 V . |
| 12 | DL | DL | Low-Side MOSFET Gate Drive. Connect to the gate of the low-side N-channel MOSFET. DL is low in shutdown or in undervoltage lockout. |
| 13 | PGND | PGND | Power Ground |
| 14 | BST | BST | Bootstrapped Supply. Drives high-side N-channel MOSFET. Connect a $0.1 \mu \mathrm{~F}$ or greater capacitor from BST to LX. |
| 15 | DH | DH | High-Side MOSFET Gate Drive. Connect to the high-side N-channel MOSFET gate. DH is low in shutdown or in undervoltage lockout. |
| 16 | LX | LX | Inductor Switching Node |

### 4.5V to 28V Input, Synchronous PWM Buck Controllers for DDR Termination and Point-of-Load Applications

Functional Diagrams

4.5V to 28V Input, Synchronous PWM Buck Controllers for DDR Termination and Point-of-Load Applications

Functional Diagrams (continued)

$\qquad$

# 4.5V to 28V Input, Synchronous PWM Buck Controllers for DDR Termination and Point-of-Load Applications 

Typical Application Circuits


Figure 1. Typical Application Circuit 1: 12 V Input, 2.5V Output at Up to 20 A with 200 kHz Switching Frequency


Figure 2. Typical Application Circuit 2: 2.5V Input, 1.25V VTT at Up to 8A, and 1.25 V VTTR at Up to 25 mA with 550 kHz Switching

### 4.5V to 28V Input, Synchronous PWM Buck Controllers for DDR Termination and Point-of-Load Applications



Figure 3. Typical Application Circuit 3: 19V Input, 1.8V Output at Up to 8A with 300kHz Switching Frequency

## Detailed Description

Internal Linear Regulator
An internal regulator produces the +5 V supply (VL) that powers the PWM controller, MOSFET driver, logic, reference, and other blocks within the IC. This +5 V lowdropout (LDO) linear regulator supplies up to 35 mA for MOSFET gate-drive and external loads. For supply voltages between +4.5 V and +5.5 V , connect VL to $\mathrm{V}+$. This bypasses the VL regulator, which improves efficiency and allows the IC to function at lower input voltages.

## On-Time One-Shot and Switching Frequency

The heart of the PWM is the one-shot that sets the highside switch on-time. This fast, low-jitter, adjustable oneshot includes circuitry that varies the on-time in response to both input and output voltages. The highside switch on-time is inversely proportional to the input voltage as measured by the EN/HSD (HSD for the MAX8554) input, and is directly proportional to the output voltage. This algorithm results in a nearly constant switching frequency despite the lack of a fixed-frequency clock generator. The switching frequency can be selected to avoid noise-sensitive regions such as
the 455 kHz IF band. Also, with a constant switching frequency, the inductor ripple-current operating point remains relatively constant, resulting in easy design methodology and predictable output voltage ripple. The general formula for the MAX8553 on-time (toN) is:

$$
\mathrm{t}_{\mathrm{ON}}=\mathrm{K} \times \mathrm{N} \times \frac{1}{\mathrm{~V}_{\mathrm{EN} / \mathrm{HSD}}} \times \mathrm{V}_{\mathrm{OUT}}
$$

where VEN/HSD and VOUT are the voltages measured at EN/HSD and the output, respectively, and $\mathrm{K}=1.7 \mu \mathrm{~s}$. The value of N depends on the configuration of FSEL and is listed in Table 1.
For the MAX8554, the general formula for on-time (toN) is:

$$
\mathrm{t}_{\mathrm{ON}}=\mathrm{K} \times \mathrm{N} \times \frac{1}{\mathrm{~V}_{\mathrm{HSD}}} \times \mathrm{V}_{\mathrm{OUT}}
$$

where VHSD and VOUT are the voltages measured at HSD and the output, respectively, and $\mathrm{K}=1.7 \mu \mathrm{~s}$. The value of N depends on the configuration of FSEL and is listed in Table 2.

# 4.5V to 28V Input, Synchronous PWM Buck Controllers for DDR Termination and Point-of-Load Applications 

Table 1. Configuration of FSEL (MAX8553)

| FSEL CONNECTED TO | $\mathbf{N}$ | toN $(\boldsymbol{\mu s})$ | FREQUENCY $(\mathbf{k H z})$ | CONDITION |
| :---: | :---: | :---: | :---: | :---: |
| Ground | 1.07 | 0.91 | 550 | $\mathrm{~V}_{\text {OUT }} / \mathrm{V}_{\text {EN/HSD }}=0.5$ |
| REF | 1.33 | 1.15 | 400 | $\mathrm{~V}_{\text {OUT }} / \mathrm{V}_{\text {EN/HSD }}=0.5$ |
| Floating | 2.00 | 1.70 | 300 | $\mathrm{~V}_{\mathrm{OUT}} / \mathrm{V}_{\mathrm{EN} / \mathrm{HSD}}=0.5$ |
| VL | 3.00 | 2.55 | 200 | $\mathrm{~V}_{\mathrm{OUT}} / \mathrm{V}_{\mathrm{EN} / \mathrm{HSD}}=0.5$ |

## Table 2. Configuration of FSEL (MAX8554)

| FSEL CONNECTED TO | $\mathbf{N}$ | toN $(\boldsymbol{\mu s})$ | FREQUENCY $(\mathbf{k H z})$ | CONDITION |
| :---: | :---: | :---: | :---: | :---: |
| Ground | 1.07 | 0.37 | 550 | $V_{\text {HSD }}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V}$ |
| REF | 1.33 | 0.49 | 400 | $V_{\text {HSD }}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V}$ |
| Floating | 2.00 | 0.71 | 300 | $V_{\text {HSD }}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V}$ |
| VL | 3.00 | 1.02 | 200 | $V_{\text {HSD }}=12 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=2.5 \mathrm{~V}$ |

This algorithm results in a nearly constant switching frequency despite the lack of a fixed-frequency clock generator. The actual switching frequency, which is given by the following equation, varies slightly due to the voltage drop across the on-resistance of the MOSFETs and the DC resistance of the output inductor:

$$
\mathrm{f}_{\mathrm{s}}=\frac{\mathrm{D}}{\mathrm{t}_{\mathrm{ON}}} \cong \frac{1}{\mathrm{~K} \times \mathrm{N}}
$$

where D is the duty cycle:

$$
D=\frac{V_{\text {OUT }}+I_{O}\left(R_{\text {DSONL }}+R_{\text {DC }}\right)}{V_{H S D}+\mathrm{l}_{\mathrm{O}}\left(R_{\text {DSONL }}-R_{\text {DSONH }}\right)}
$$

where lo is the output current, RDSONL is the on-resistance of the low-side MOSFET, RDSONH is the on-resistance of the high-side MOSFET, and RDC is the DC resistance of the output inductor. The ideal switching frequency for $\mathrm{V}_{\text {REFIN }}=2.5 \mathrm{~V}$ is about 550 kHz . Switching frequency increases for positive (sourcing) load current and decreases for negative (sinking) load current, due to the changing voltage drop across the low-side MOSFET, which changes the inductor-current discharge ramp rate. The on-times guaranteed in the Electrical Characteristics are also influenced by switching delays caused by the loading effect of the external power MOSFETs.
The switching frequency can also be adjusted to a value other than the preset frequencies by adding a resistor voltage-divider at HSD. See the Adjusting the Switching Frequency section.

## VTTR Reference (MAX8553 Only)

The MAX8553's VTTR output is capable of sourcing or sinking up to 25 mA of current. The VTTR output voltage is one-half of the voltage applied to REFIN. Bypass VTTR with at least a $1 \mu \mathrm{~F}$ ceramic capacitor.

Voltage Reference
The voltage at REF is nominally 2.00 V . Connect a $0.22 \mu \mathrm{~F}$ ceramic bypass capacitor between REF and GND.

EN and HSD (MAX8554 Only)
EN is a logic input used to enable or shut down the MAX8554. Drive EN high or connect to $V+$ to enable the output. Drive EN low to place the MAX8554 in lowpower shutdown mode, reducing input current to less than $5 \mu \mathrm{~A}$ (typ).
HSD senses the input voltage at the drain of the high-side MOSFET, which is used to set the high-side MOSFET ontime. For normal operation, connect HSD to the drain of the high-side MOSFET.

## EN/HSD Function (MAX8553 Only)

In order to reduce pin count and package size, the MAX8553 features a dual-function input pin, EN/HSD. When EN/HSD is pulled to ground, the internal circuitry powers off, reducing current consumption to less than $5 \mu \mathrm{~A}$ (typ). To enable normal operation, connect EN/HSD to the drain of the high-side MOSFET through a $5.1 \mathrm{k} \Omega$ resistor (Figure 2). In this configuration, EN/HSD becomes an input that monitors the high-side MOSFET drain voltage (converter input voltage) and uses that measurement to calculate the appropriate on-time for the converter. If the enable function is not used, connect EN/HSD directly to the high-side MOSFET drain.

# 4.5V to 28V Input, Synchronous PWM Buck Controllers for DDR Termination and Point-of-Load Applications 


#### Abstract

Predischarge Mode The MAX8553/MAX8554 discharge the output to GND before the digital soft-start begins. When EN/HSD (EN) is pulled high, the MAX8553 (MAX8554) starts an internal counter, and forces VDL to VVL. This discharges the output to GND through the low-side MOSFET. If the output voltage is above ground before enable, the output voltage goes slightly negative due to energy stored in the output LC. If the load cannot tolerate a negative voltage, place a power Schottky diode from the output to PGND (anode to PGND) to act as a reverse-polarity clamp. The period for this discharge mode is 1.7 ms . Both the buck controller and the VTTR buffer are turned off during this period. After the predischarge period, both the buck controller and the VTTR buffer are turned on and go through soft-start.


## Digital Soft-Start

The digital soft-start allows a gradual increase of the internal current-limit level during startup to reduce the input surge current. The MAX8553/MAX8554 divide the soft-start period into five phases. During the first phase, the controller limits the current limit to only $20 \%$ of the full current limit. If the output does not reach the regulation within $425 \mu \mathrm{~s}$, soft-start enters the second phase and the current limit is increased by another $20 \%$. This process repeats until the maximum current limit is reached (after 1.7 ms ) or when the output reaches the nominal regulation voltage, whichever occurs first. Adding a capacitor in parallel with the external ILIM resistor creates a continuously adjustable analog softstart function. If the foldback current-limiting feature is implemented in the application circuit, the maximum current limit is also a function of the output voltage and the resistors connected to ILIM.

## Power-Good Output (POK)

POK is the open-drain output of the internal window comparators that continuously monitor VTT and VTTR for the MAX8553 and FB for the MAX8554. POK is actively held low in shutdown, and becomes high impedance when the outputs are within $12 \%$ of their respective nominal regulation voltage.

Overvoltage Protection (OVP)
When the buck output voltage rises above $120 \%$ of the nominal regulation voltage, the OVP circuit sets the fault latch, shuts down the PWM controller, and immediately pulls DH low and forces DL high. The negative current limit is also disabled. This turns on the low-side MOSFET, which rapidly discharges the output capacitors and clamps the output to ground. Note that immediately latching DL high can cause the output voltage to go slightly negative due to energy stored in the output LC at the instant the OVP occurs. If the load cannot tolerate a negative voltage, place a power Schottky diode from the output to PGND (anode to PGND) to act as a reverse-polarity clamp. Cycle EN or input power to reset the latch.

Overcurrent Protection
The current-limit circuit employs a unique "valley" cur-rent-sensing algorithm that uses the on-resistance of the low-side MOSFET as a current-sensing element. If the current-sense signal is above the current-limit threshold, the PWM is not allowed to initiate a new cycle. The actual peak current is greater than the cur-rent-limit threshold by an amount equal to the inductor ripple current (Figure 4). Therefore, the exact currentlimit characteristic and maximum load capability are a function of the MOSFET on-resistance, the inductor value, and the input voltage. The reward for this uncertainty is robust, lossless overcurrent sensing. There is also a negative current limit that prevents excessive reverse inductor currents when VOUT is sinking current. The negative current-limit threshold is set to approximately $110 \%$ of the positive current limit, and therefore tracks the positive current limit when ILIM is adjusted. The current-limit threshold can be adjusted with an external resistor (RILIM) at ILIM. A precision $5 \mu$ A pullup current source at ILIM sets a voltage drop on this resistor, adjusting the current-limit threshold from approximately 50 mV to 200 mV . In the adjustable mode, the current-limit threshold voltage is precisely $1 / 10$ the voltage seen at ILIM. Therefore, choose RILIM equal to $2 \mathrm{k} \Omega / \mathrm{mV}$ of the current-limit threshold. The threshold defaults to 100 mV when ILIM is connected to VL. The logic threshold for switchover to the 100 mV default value is approximately VVL - 1V. The adjustable current limit can accommodate various MOSFETs. Alternately, foldback current limit can also be implemented by adding a resistor from ILIM to Vout. See the Setting the Current Limit section.

# 4.5V to 28V Input, Synchronous PWM Buck Controllers for DDR Termination and Point-of-Load Applications 



Figure 4. Inductor-Current Waveform
Carefully observe the PC board layout guidelines to ensure that noise and DC errors do not corrupt the cur-rent-sense signals seen by LX and PGND. The IC must be mounted close to the low-side MOSFET with short, direct traces making a Kelvin-sense connection to the source and drain terminals. See the PC Board Layout section.

Voltage Positioning
The Quick-PWM control architecture responds virtually instantaneously to transient load changes and eliminates the control loop delay of conventional PWM controllers. Therefore, a large portion of the voltage deviation during a step load change is from the ESR (equivalent series resistance) of the output capacitors. For DDR termination applications, the maximum allowed voltage deviation is $\pm 40 \mathrm{mV}$ for any output load transition from sourcing current to sinking current. Passive voltage positioning adjusts the converter's output voltage based on its load current to optimize transient response and minimize the required output capacitance.
Voltage positioning is implemented by connecting a low ohmic resistor (R4) as shown in Figure 2.

## MOSFET Drivers

The DH and DL drivers are optimized to drive MOSFETs that can deliver up to 25A output current. An adaptive dead-time circuit monitors the DL output and prevents the high-side MOSFET from turning on until DL is fully off. There must be a low-resistance, lowinductance path from the DL driver to the MOSFET gate in order for the adaptive dead-time circuit to work prop-
erly. Otherwise, the sense circuitry in the MAX8553/ MAX8554 can interpret the MOSFET gate as "off" while there is actually still charge left on the gate. Use very short, wide traces measuring 10 squares to 20 squares ( 50 mils to 100 mils wide if the MOSFET is 1in from the MAX8553/MAX8554). This adaptive dead-time delay is in addition to a fixed delay of 30ns (typ). The dead time at the other edge (DH turning off) is determined by a fixed 32ns (typ) internal delay.

## Design Procedure

Setting the Output Voltage
For the MAX8553, the output voltage, VVTT, is always $50 \%$ of VREFIN.
For the MAX8554, the output voltage can be adjusted from 600 mV to 3.5 V using a resistive voltage-divider (R2 and R3 in Figures 1 and 3). To set the voltage, choose a value for R3 in the range of $1 \mathrm{k} \Omega$ to $10 \mathrm{k} \Omega$, then solve for R2 using the following equation:

$$
\mathrm{R} 2=\mathrm{R} 3\left(\frac{\mathrm{~V}_{\mathrm{OUT}}}{\mathrm{~V}_{\mathrm{FB}}}-1\right)
$$

where $\mathrm{V}_{\mathrm{FB}}$ is 0.6 V .

## Inductor Selection

Three key inductor parameters must be specified: inductance value (L), peak inductor current (IPEAK), and DC resistance ( $\mathrm{RDC}_{\mathrm{D}}$ ). A good compromise between size and efficiency is to set the inductor peak-to-peak ripple current equal to $30 \%$ of the maximum load current, thus LIR $=0.3$. The switching frequency, input voltage, output voltage, and selected LIR determine the inductor value as follows:

$$
L=\frac{V_{\text {OUT }}\left(V_{\text {IN }}-V_{\text {OUT }}\right)}{V_{\text {IN }} \times f_{S} \times I_{\text {LOAD(MAX })} \times \text { LIR }}
$$

where fs is the switching frequency. The exact inductor value is not critical and can be adjusted in order to make trade-offs among size, cost, and efficiency. Lower inductor values minimize size and cost and also improve transient response but reduce efficiency and increase output voltage ripple due to higher peak currents. Higher inductance increases efficiency by reducing the RMS current.
Find a low-loss inductor with the lowest possible DC resistance that fits in the allotted dimensions. The inductor's current saturation rating must exceed the

# 4.5V to 28V Input, Synchronous PWM Buck Controllers for DDR Termination and Point-of-Load Applications 

peak inductor current at the maximum-defined load current (ILOAD(MAX)):

$$
I_{\text {PEAK }}=L_{\text {LOAD }}(M A X)+\left(\frac{L I R}{2}\right) \times \operatorname{L}_{\text {LOAD }}(M A X)
$$

## Output-Capacitor Selection

The key selection parameters for the output capacitor are the actual capacitance value, the ESR, the equivalent series inductance (ESL), and the voltage-rating requirements, which affect the overall stability, output ripple voltage, and transient response.
The worst-case output ripple has three components: variations in the charge stored in the output capacitor, the voltage drop across the capacitor's ESR, and ESL caused by the current into and out of the capacitor. This can be approximated by:

$$
\mathrm{V}_{\mathrm{RIPPLE}}=\mathrm{V}_{\text {RIPPLE(ESR }}+\mathrm{V}_{\mathrm{RIPPLE}(\mathrm{C})}+\mathrm{V}_{\mathrm{RIPPLE}(\mathrm{ESL})}
$$

The output voltage ripple due to the ESR is:

$$
V_{R I P P L E(E S R)}=l_{P-P} \times E S R
$$

The output voltage ripple due to the output capacitance is:

$$
V_{\text {RIPPLE(C) }}=\frac{\mathrm{I}_{\mathrm{P}-\mathrm{P}}}{8 \times \mathrm{C}_{\mathrm{OUT}} \times \mathrm{f}_{\mathrm{S}}}
$$

The output voltage ripple due to the ESL of the output capacitor is:

$$
\mathrm{V}_{\mathrm{RIPPLE}}(\mathrm{ESL})=(\mathrm{V} \text { IN } \times \mathrm{ESL}) /(\mathrm{L}+\mathrm{ESL})
$$

IP-P is the peak-to-peak inductor current:

$$
I_{P-P}=\frac{V_{I N}-V_{O U T}}{f_{S} \times L} \times \frac{V_{O U T}}{V_{I N}}
$$

After a load transient, the output voltage instantly changes by ESR $\times \Delta L_{\text {LOAD }}+E S L \times$ di/dt and the controllers respond within 100ns and try to regulate back to the nominal output value.
Solid polymer or OSCON electrolytic capacitors are recommended due to their low ESR and ESL at the switching frequency. Higher output-current applications require multiple output capacitors connected in parallel to meet the output ripple-voltage requirements. Do not exceed the capacitor's voltage or ripple-current ratings.

## Output-Capacitor Stability Consideration

Stability is determined by the value of the ESR zero relative to the switching frequency. To ensure stability, the following condition must be met:

$$
\mathrm{f}_{\mathrm{ESR}}<\frac{\mathrm{f}_{\mathrm{S}}}{\pi}
$$

where fs is the switching frequency and:

$$
\mathrm{f}_{\mathrm{ESR}}=\frac{1}{2 \pi \times \mathrm{R}_{\mathrm{ESR}} \times \mathrm{C}_{\mathrm{OUT}}}
$$

For a typical 300kHz application, the ESR zero frequency must be well below 95 kHz , preferably below 50 kHz . Do not put high-value ceramic capacitors directly across the feedback sense point without taking precautions to ensure stability. Large ceramic capacitors can have a high-ESR zero frequency and cause erratic, unstable operation. However, it is easy to add enough series resistance by placing the capacitors a couple of inches downstream from the feedback sense point, which should be as close as possible to the inductor.
The easiest method for checking stability is to apply a very fast zero-to-max load transient and carefully observe the output voltage-ripple envelope for overshoot and ringing. It can help to simultaneously monitor the inductor current with an AC current probe. Do not allow more than one cycle of ringing after the initial step-response under- or overshoot.

## Input-Capacitor Selection

The input capacitor ( CIN ) reduces the current peaks drawn from the input supply and reduces noise injection. The source impedance to the input supply largely determines the value of CIN . High source impedance requires high input capacitance. The input capacitor must meet the ripple current requirement (IRMS) imposed by the switching currents. The RMS input ripple current is given by:

$$
I_{\text {RMS }}=I_{\text {LOAD }} \times \frac{\sqrt{V_{\text {OUT }} \times\left(\mathrm{V}_{\text {IN }}-V_{\text {OUT }}\right)}}{\mathrm{V}_{\text {IN }}}
$$

IRMS has a maximum value of $1 / 2$ ILOAD, which occurs when Vin is twice Vout.
For optimal circuit reliability, choose a capacitor that has less than $10^{\circ} \mathrm{C}$ temperature rise at the peak ripple current.

# 4.5V to 28V Input, Synchronous PWM Buck Controllers for DDR Termination and Point-of-Load Applications 

## Setting the Current Limit

Constant Current Limit
The adjustable current limit accommodates MOSFETs with a wide range of on-resistance values. The currentlimit threshold is adjusted with an external resistor connected from ILIM to GND (RILIM_). The adjustment range is 50 mV to 200 mV measured across the low-side MOSFET. The value of RILIM is calculated using the following formula:

$$
R_{I L I M}=10 \times \frac{l_{V A L L E Y}}{5 \mu \mathrm{~A}} \times R_{\mathrm{DS}(\mathrm{ON})}
$$

where IVALLEY is the valley current limit and $\operatorname{RDS}(O N)$ is the on-resistance of the low-side MOSFET. To avoid reaching the current at a lower current than expected, use the maximum value for RDS(ON) at elevated junction temperature. Refer to the MOSFET manufacturer's data sheet for maximum values.

Foldback Current Limit
Foldback current limit is used to reduce power dissipation during overload and short-circuit conditions. This is accomplished by lowering the current-limit threshold as the output voltage drops due to the overload.
To use foldback current limit, connect a resistor (RFOBK) from ILIM to the output, and connect a resistor (RILIM) from ILIM to GND (Figure 5). The values of RILIM and RFOBK are calculated as follows:
First, select the percentage of foldback, PfB. This percent corresponds to the current limit when VoUT equals zero divided by the current limit when Vout equals its nominal voltage. Typical values range from 15\% to $30 \%$. To solve for the resistor values, use the following equations:

$$
\begin{gathered}
R_{\mathrm{FOBK}}=\frac{\mathrm{P}_{\mathrm{FB}} \times \mathrm{V}_{\mathrm{OUT}}}{5 \mu \mathrm{~A}\left(1-\mathrm{P}_{\mathrm{FB}}\right)} \\
\mathrm{R}_{\mathrm{ILIM}}=\frac{10 \times \mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \times \mathrm{I}_{\mathrm{VALLEY}} \times\left(1-\mathrm{P}_{\mathrm{FB}}\right) \times \mathrm{R}_{\mathrm{FOBK}}}{\mathrm{~V}_{\mathrm{OUT}}-\left(10 \times \mathrm{R}_{\mathrm{DS}(\mathrm{ON})} \times l_{\mathrm{VALLEY}} \times\left(1-\mathrm{P}_{\mathrm{FB}}\right)\right)}
\end{gathered}
$$

If RILIM results in a negative number, select another lowside MOSFET with lower RDS(ON) or increase PFB or a combination of both for the best compromise of cost, efficiency, and lower short-circuit power dissipation.


Figure 5. Setting the Foldback Current Limit with Two Resistors, RILIM and RFOBK

Adjusting the Switching Frequency The switching frequency of the MAX8553/MAX8554 can be lowered from the value set by FSEL by adding a resistor voltage-divider to EN/HSD (HSD) as shown in Figure 6. This voltage-divider lowers the voltage the IC measures on EN/HSD (HSD), which increases the ontime. The switching frequency with the added resistordivider is calculated as follows:

$$
f_{S} \cong \frac{1}{K \times N} \times \frac{R 2}{R 1+R 2}
$$

where $K=1.7 \mu \mathrm{~s}$ and N is given in Tables 1 and 2 . To set the frequency, select a value for R2 between $10 \mathrm{k} \Omega$ and $100 \mathrm{k} \Omega$, then calculate R1 from the following equation:

$$
R 1=\frac{1}{K \times N} \times \frac{R 2}{f_{S}}-R 2
$$

With the minimum input voltage, make sure that the voltage present at EN/HSD (HSD) is greater than 1.5 V when the resistor-divider is used:

$$
\frac{\mathrm{V}_{\mathrm{IN}(\mathrm{MIN}) \times \mathrm{R} 2}}{\mathrm{R} 1+\mathrm{R} 2}>1.5 \mathrm{~V}
$$

### 4.5V to 28V Input, Synchronous PWM Buck Controllers for DDR Termination and Point-of-Load Applications

Setting Voltage Positioning
The droop resistor, RDRP (R4) in Figure 2, in series with the output inductor before the output capacitor, sets the droop voltage, VDRP. Choose RDRP such that the output voltage at the maximum load current, including ripple, is just above the lower limit of the output tolerance:

$$
\mathrm{R}_{\mathrm{DRP}}<\frac{\mathrm{V}_{\text {OUT(TYP) }}-V_{\text {OUT(MIN) }}-V_{\text {RIPPLE }} / 2}{l_{\text {OUT(MAX) }}}
$$

RDRP introduces some power dissipation, which is given by:

$$
P_{\mathrm{D}(\mathrm{DRP})}=\mathrm{R}_{\mathrm{DRP}} \times\left(\mathrm{l}_{\text {OUT (MAX) }}\right)^{2}
$$

RDRP should be chosen to handle this power dissipation.

## Power MOSFET Selection

The MAX8553/MAX8554 drive external, logic-level, Nchannel MOSFETs as the circuit-switch elements. The key selection parameters are:
On-resistance (RDS(ON)): The lower, the better.
Maximum drain-to-source voltage (VDSS): This should be at least $20 \%$ higher than the input supply rail at the high-side MOSFET's drain.
Gate charges ( $\mathbf{Q G}_{\mathbf{G}}, \mathbf{Q G D}_{\mathbf{G}}, \mathbf{Q G s}^{\text {) }}$ : The lower, the better.


Figure 6. A resistor-divider (R1 and R2) is used to lower the switching frequency.

Choose the MOSFETs with rated $\operatorname{RDS}(O N$ ) at $\mathrm{VGS}=4.5 \mathrm{~V}$. For a good compromise between efficiency and cost, choose the high-side MOSFET that has a conduction loss equal to switching loss at nominal input voltage and maximum output current (see below). For the low-side MOSFET, make sure that it does not spuriously turn on because of the $\mathrm{dV} / \mathrm{dt}$ caused by the high-side MOSFET turning on, as this would result in shoot-through current degrading the efficiency. MOSFETs with a lower QGD to QGS ratio have higher immunity to dV/dt.
For proper thermal-management design, calculate the power dissipation at the desired maximum operating junction temperature, maximum output current, and worst-case input voltage (for low-side MOSFET, worst case is at $\operatorname{VIN}($ MAX ); for high-side MOSFET, it could be either at $\operatorname{VIN(MIN)}$ or $\operatorname{VIN}(M A X)$ ). The high-side MOSFET and low-side MOSFET have different loss components due to the circuit operation. The low-side MOSFET operates as a zero voltage switch; therefore, major losses are: the channel conduction loss (PLSCC), the body-diode conduction loss (PLSDC), and the gatedrive loss (PLSDR):

$$
P_{\mathrm{LSCC}}=\left(1-\frac{\mathrm{V}_{\mathrm{OUT}}}{V_{\text {IN }}}\right) \times(\mathrm{LLOAD})^{2} \times \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}
$$

Use RDS(ON) at TJ(MAX):

$$
P_{\text {LSDC }}=2 \times I_{\text {LOAD }} \times V_{F} \times t_{D T} \times f_{S}
$$

where $V_{F}$ is the body-diode forward-voltage drop, tDT is the dead time ( $\sim 30 \mathrm{~ns}$ ), and fs is the switching frequency.
Because of the zero-voltage switch operation, low-side MOSFET gate-drive loss occurs as a result of charging and discharging the input capacitance (CISS). This loss is distributed among the average DL gate driver's pullup and pulldown resistance, $\operatorname{RDL}(\sim 1.2 \Omega)$, and the internal gate resistance (RGATE) of the MOSFET ( $\sim 2 \Omega$ ). The drive power dissipated is given by:

$$
P_{L S D R}=C_{I S S} \times\left(V_{G S}\right)^{2} \times f_{S} \times \frac{R_{G A T E}}{R_{G A T E}+R_{D L}}
$$

The high-side MOSFET operates as a duty-cycle control switch and has the following major losses: the channel conduction loss (PHSCC), the VI overlapping switching loss (PHSSW), and the drive loss (PHSDR). The high-side MOSFET does not have body-diode conduction loss because the diode never conducts current.

# 4.5V to 28V Input, Synchronous PWM Buck Controllers for DDR Termination and Point-of-Load Applications 

$$
P_{\mathrm{HSCC}}=\frac{\mathrm{V}_{\mathrm{OUT}}}{V_{\text {IN }}} \times\left(\mathrm{L}_{\mathrm{LOAD}}\right)^{2} \times \mathrm{R}_{\mathrm{DS}(\mathrm{ON})}
$$

Use $\operatorname{RDS}(O N)$ at $T_{J(M A X)}$ :

$$
\mathrm{P}_{\mathrm{HSSW}}=\mathrm{V}_{\mathrm{IN}} \times \mathrm{I}_{\mathrm{LOAD}} \times f_{S} \times \frac{\mathrm{Q}_{\mathrm{GS}}+\mathrm{Q}_{\mathrm{GD}}}{\mathrm{I}_{\mathrm{GATE}}}
$$

where IGATE is the average DH driver output current determined by:

$$
I_{G A T E}=\frac{2.5 \mathrm{~V}}{R_{D H}+R_{G A T E}}
$$

where $\mathrm{R}_{\mathrm{DH}}$ is the high-side MOSFET driver's on-resistance ( $1.4 \Omega$ typ) and RGATE is the internal gate resistance of the MOSFET ( $\sim 2 \Omega$ ):

$$
P_{H S D R}=Q_{G} \times V_{G S} \times f_{S} \times \frac{R_{G A T E}}{R_{G A T E}+R_{D H}}
$$

where $\mathrm{V}_{\mathrm{GS}}=\mathrm{V}_{\mathrm{VL}}=5 \mathrm{~V}$.
When the MAX8553 is sinking current, the high-side MOSFET operates as a zero-voltage switch and the low-side MOSFETs operate as a nonzero-voltage switch.
In addition to the losses above, allow about 20\% more for additional losses due to MOSFET output capacitances and low-side MOSFET body-diode reverse recovery charge dissipated in the high-side MOSFET that is not well defined in the MOSFET data sheet. Refer to the MOSFET data sheet for thermal-resistance specifications to calculate the PC board area needed to maintain the desired maximum operating junction temperature with the above calculated power dissipations.
To reduce EMI caused by switching noise, add a $0.1 \mu \mathrm{~F}$ ceramic capacitor from the high-side switch drain to the low-side switch source, or add resistors in series with DH and DL to slow down the switching transitions. Adding series resistors increases the power dissipation of the MOSFET, so ensure that this does not overheat the MOSFET.

## Control IC Power Dissipation

Power dissipation in the MAX8553/MAX8554 IC is primarily due to the on-chip MOSFETs' gate drivers (DH and DL). This power dissipation depends on the gate charge of the external MOSFETs used. Power dissipation in the MAX8553 also depends on the VTTR load current (IVTTR). Use the following equation to calculate the power dissipation:

$$
P_{D}=\left(V_{V_{+}}\right) \times\left[f_{\mathrm{S}} \times\left(\mathrm{Q}_{G H}+\mathrm{Q}_{\mathrm{GL}}\right)+\mathrm{V}_{\mathrm{VTR}}\right]
$$

where QGH and QGL are the total gate charge of the high-side and low-side MOSFETs, respectively. Select the switching frequency and $\mathrm{V} \mathrm{V}_{+}$correctly to ensure the power dissipation does not exceed the package power-dissipation requirement.

## Applications Information

PC Board Layout
A properly designed PC board layout is important in any switching regulator. The switching power stage requires particular attention. If possible, mount all the power components on the top-side of the board with their ground terminals flush against one another. Follow these guidelines for good PC board layout:

1) Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, low-jitter operation.
2) Connect GND and PGND together at a single point.
3) Keep the power traces and load connections short. This practice is essential for high efficiency. The use of thick copper PC boards (2oz vs. 1oz) can noticeably enhance full-load efficiency. Correctly routing PC board traces is a difficult task that must be approached in terms of fractions of centimeters, where a single $m \Omega$ of excess trace resistance causes a measurable efficiency penalty.
4) LX and PGND connections to the low-side MOSFET for current limiting must be made using Kelvinsense connections in order to guarantee the cur-rent-limit accuracy. With 8-pin SO MOSFETs, this can be done by routing power to the MOSFETs from

### 4.5V to 28V Input, Synchronous PWM Buck Controllers for DDR Termination and Point-of-Load Applications

outside using the top copper layer, while tying in PGND and LX inside (underneath) the 8-pin SO package.
5) When trade-offs in trace lengths must be made, it is preferable to allow the inductor charging path to be made longer than the discharge path. For example, it is better to allow some extra distance between the input capacitors and the high-side MOSFET than to allow distance between the inductor and the lowside MOSFET or between the inductor and the output filter capacitor.
6) It may be desirable to deliberately introduce some trace length (droop resistance) between the FB inductor node and the output filter capacitor to meet the stability criteria ( $\mathrm{f}_{\mathrm{ESR}}<\mathrm{fs} / \pi$ ).
7) Place feedback resistors as close as possible to the IC.
8) Route high-speed switching nodes away from sensitive analog nodes.
9) Make all pin-strap control input connections (ILIM, etc.) to GND or VL close to the chip, and do not connect to PGND.


Chip Information
TRANSISTOR COUNT: 2827
PROCESS: BiCMOS

# 4.5V to 28V Input, Synchronous PWM Buck Controllers for DDR Termination and Point-of-Load Applications 

Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)


Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

## X-ON Electronics

Largest Supplier of Electrical and Electronic Components
Click to view similar products for Switching Controllers category:
Click to view products by Maxim manufacturer:
Other Similar products are found below :
AZ7500EP-E1 NCP1218AD65R2G NCP1234AD100R2G NCP1244BD065R2G NCP1336ADR2G NCP6153MNTWG NCP81205MNTXG SJE6600 SMBV1061LT1G SG3845DM NCP4204MNTXG NCP6132AMNR2G NCP81102MNTXG NCP81203MNTXG NCP81206MNTXG NX2155HCUPTR UBA2051C MAX8778ETJ+ NTBV30N20T4G NCP1240AD065R2G NCP1240FD065R2G NCP1361BABAYSNT1G NTC6600NF TC105333ECTTR NCP1230P100G NCP1612BDR2G NX2124CSTR SG2845M NCP81101MNTXG IFX81481ELV NCP81174NMNTXG NCP4308DMTTWG NCP4308DMNTWG NCP4308AMTTWG NCP1251FSN65T1G NCP1246BLD065R2G NTE7154 NTE7242 LTC7852IUFD-1\#PBF LTC7852EUFD-1\#PBF MB39A136PFT-G-BNDERE1 NCP1256BSN100T1G LV5768V-A-TLM-E NCP1365BABCYDR2G NCP1365AABCYDR2G MCP1633T-E/MG NCV1397ADR2G AZ494AP-E1 UTC3843D XDPL8219XUMA1

